background image

 

 Silicon Imaging , Inc.   2004                                                Page 17 of 39                                                             Company Confidential 

 

The full formula for calculating the pixel integration time is: 

 

 

    T_INT = ((65536 x R Reg0x09) * Row_Clocks - P1 + 132 -  Reg0x0C) * Clock_rate 

 

     Row_Clocks =  Width + P1 +P2 +P3  

  P1  

= Frame Start Blanking #1  (Row Binning) 

     331  if Reg0x22[5-4] = 0, normal  

     673  if Reg0x22[5-4] = 1, Bin 2x 

999  if Reg0x22[5-4] = 2, Bin 3x 

  P2    = Frame Start Blanking #2   (Column Binning) 

     38  if Reg0x23[5-4] = 0, normal 

     22  if Reg0x23[5-4] = 1, Bin 2x 

     14  if Reg0x23[5-4] = 2, Bin 3x 

  P3    = Horizontal_Blanking set by Reg0x05 (min value = 21) 

Note: P1 + P2 + P3   =  331 + 38 + 21   =  

390

 for min values and no binning 

 

 

Flickerless Operation 

 

While the user can adjust the integration time to the desired value according to the aforementioned formula, not all 

integration times may be desired under certain lighting conditions. If the light source has a flicker component, then 

the integration time needs to be set properly to avoid banding in the image. Under 60Hz flicker, the integration time 

must be a multiple of 1/120 of a second to avoid flicker. Under 50Hz flicker, the integration time must be a multiple of 

1/100 of a second to avoid flicker. 

 

 

Short Exposure ( Less than 1 Row Time) 

 

To set the SI-3300 to an integration time less than 1 row, the shutter width register 0x09 must first be set to 1. 

Shorter integration times are controlled by the Shutter Delay register 0x0C.  

 

 

T_INT =  (Reg0x09 * Row_Clocks)  - P1 + 132 - Reg0x0C   * Clock_rate 

 

 

For an image width of 2048, no binning, Reg9 set to 1, the sub-row short exposure time is calculated as follows: 

 

T_INT    

= (1 * Row_Clocks) – P1 + 132 - Reg0C 

    

    Row_Clocks  =  width  + P1 +P2 +P3    

=  Width +  390      

    P1    

=  331  (673 = Bin2x, 999, Bin 3x)      

    Reg0C 

=  21 (minimum value) 

 

 

T_INT   

=   Row_Clocks    –  331 + 132   – Reg0x0C  * clock_rate 

 

 

 

=   (Width + 390)  –     199          – Reg0x0C  * clock_rate 

=   Width  + 191                          – Reg0x0C  * clock_rate 

 

 

 

Width 

(Reg4 + 1) 

Row_cntr 

(Width + 191) 

Reg09 

(1 Row) 

Reg0C 

(short exposure) 

Exposure Clocks 

Row_Cntr - Reg0c 

Exposure_Time 

20MHz (50ns) 

Exposure_Time 

40MHz (25ns) 

2048 

2239 

x0001 

x085b (2139) 

100 

5.0 usec 

2.5  usec 

2048 

2239 

x0001 

x07f7 (2039) 

200 

10  usec 

5.0  usec 

2048 

2239 

x0001 

x06cb (1739) 

500 

25  usec 

12.5 usec 

2048 

2239 

x0001 

x04d7 (1239) 

1000 

50  usec 

25  usec 

 

 

Summary of Contents for SI-3300 MegaCamera

Page 1: ...gressive Scan Digital Camera Revision 1 0 July 8 2004 3 2 Million Pixels 2048 x 1536 Image Sensor 3 2 um Square Pixel Optical format Rolling Shutter Subsampling Binning 20 80Mhz Clock rates H version 10 Bit Digital Sampling Auto Black Level Correction 62 9dB Dynamic Range CL High Speed Interface Company Confidential ...

Page 2: ...ire imager is readout by binning 4x4 groups of pixels into 2x2 bayer super pixels with increased sensitivity less aliasing and faster readout rates The camera also supports up to 3x binning and 8x subsampling 1000FPS Windowing and 720 1080P HD Modes A small region of the imager can be readout at frame rates in excess of 1000fps with speed increasing with reduced vertical and horizontal settings At...

Page 3: ...ive Data Rate 20 80MB sec 8 bit using MSB 40 160MB sec 12 bit Unpacked Frame Rate 2048 x 1536 1600 x 1200 1920 x 1080 1280 x 720 640 x 480 320 x 240 128 x 128 40MHz 11 17 16 33 80 243 296 75MHz 20 31 30 62 150 456 555 Row Frame Time default 1524 clocks row x 1050 rows 30fps CameraLink Frame Grabber Control Serial Communication RS 232 Protocol 9600bps 57 6k Serial Signaling TX RX LVDS Triggers LVDS...

Page 4: ...he MegaCamera SI 3300 utilizes a proprietary 3 2 Million pixel high speed CMOS image sensor Each pixel is 5 2um Square ideal for image processing and the entire array fits the 1 2 format for flexible optic choices This reduction in process geometry allows for both an increase in transistors and fill factor without compromising performance plus offers more advanced readout controls greater speeds a...

Page 5: ...r than the minimum acceptable level the offset correction voltage for that color is increased If it is above the maximum level the level is decreased The upper threshold is automatically adjusted upwards whenever an upward shift in the black level from below the minimum results in a new black level above the maximum This prevents black level oscillation from below the minimum to above the maximum ...

Page 6: ...g which can be recalled with single ASCII character commands Several digital I O or analog sampling signals are available on the processor from PCB header points for custom OEM applications 5 12 Bit CameraLink Interface Base Configuration Camera Link is a new digital transmission method designed by imaging component manufacturers as an easy and standard way to connect digital cameras to frame grab...

Page 7: ...are A spare has been defined for future use All four enables are provided on the camera via the Channel Link chip The unused data bits are tied to a known value by the camera For more information on image data bit allocations see page 11 CameraLink Base Configuration Bit Assignment Configuration Communication Two LVDS pairs have been allocated for asynchronous serial communication to and from the ...

Page 8: ...amera control They are defined as camera inputs and frame grabber outputs Camera manufacturers can define these signals to meet their needs for a particular product The signals are Camera Control 1 CC1 Used to do triggered image capture Camera Control 2 CC2 for external master clock optional Tajimi RO3 PB3M POWER CABLE 5VDC Power Supplies ...

Page 9: ... Silicon Imaging Inc 2004 Page 9 of 39 Company Confidential 3 PIN POWER TRIGGER INPUT WIRING PhotoEye Trigger and Power Connection ...

Page 10: ...pear 100 Booted 108 CameraLink SI3300 3 12 08 120 C2010610 Sensor tag 190 66633035 Configuration code s status Returns the firmware version clock configuration word Sensor Tag and FPGA Configuration code Camera output example 108 CameraLink SI3300 3 06 08 110 306882 Clock 120 C2010610 Sensor tag 190 66633035 Configuration code Default Settings When first turned on the SI 3300 will be in the defaul...

Page 11: ...Single character and Register String multiple characters followed by Carriage Return Once the camera receives the string ending with a CR it will respond For each command there is a corresponding action and response from the camera Single Character commands s Camera status including firmware version clock configuration word sensor tag and CPLD configuration codes f Arm single frame capture Trigger...

Page 12: ...x Load new firmware xxxx password to enable firmware upgrade contact factory Note All commands must terminate with a cr carriage return Hex characters are lower case no spaces Load Sensor Command Format The following registers for SI 3300 control the sensor readout timing and signal output levels These are programmed thorough ly register commands The register number is represented by 2 characters ...

Page 13: ...lobal reset requires model SI3300 T with external trigger cable 0x22 Row Subsampling Skip Bin 0x0000 0 0x23 Column Subsampling Skip Bin 0x0000 0 Subsampling Skip only Reg 22 23 Skip Bin Reg 22 23 None x0000 x0000 2x x0001 x0011 3x x0002 x0022 4x x0003 x0023 8x x0007 x0027 Load register x22 and x23 to get subsampling in both rows columns 0x2B Green1 Gain 0x0008 8 1x gain 0x2C Blue Gain 0x0008 8 1x ...

Page 14: ...5 17 27 26 54 130 395 481 lc36ee0f 70 19 29 28 58 140 426 518 lc36f88f 73 19 30 29 60 147 446 542 lc34ae05 75 20 31 30 44 75 20 31 30 62 150 456 555 Note The factory can generate the command to achieve a targeted clock rate Sample Command The clock frequency is programmed by the lc command with by 6 HEX characters An example is lc36cb8f cr This will request a clock value of 60MHz The response to a...

Page 15: ...ts 10 0 Horizontal Blanking 390 clocks Regx05 21 0x06 Vertical Blanking 0x0019 25 Number of rows 1 in vertical blanking Min x0003 3 Bits 10 0 Typically used to slow down frame rate and allow time for register updates between images Frame Timing Note Typically the value of Expsoure Reg0x09 is limited to the number of rows per frame which includes vertical blanking rows such that the frame rate is n...

Page 16: ...xposure Rows is limited to the number of rows per frame which includes vertical blanking rows such that the frame rate is not affected by the integration time If Reg0x09 is increased beyond the total number of rows per frame the camera will automatically increase vertical blanking Reg05 as needed and thereby reduce the effective frame rates Example What is the row_time and exposure time at 48MHz c...

Page 17: ...e integration time must be a multiple of 1 120 of a second to avoid flicker Under 50Hz flicker the integration time must be a multiple of 1 100 of a second to avoid flicker Short Exposure Less than 1 Row Time To set the SI 3300 to an integration time less than 1 row the shutter width register 0x09 must first be set to 1 Shorter integration times are controlled by the Shutter Delay register 0x0C T_...

Page 18: ...nd Reg0x04 must be an odd number there can only be even number of columns The user can program the window size to be any format desired To place a 1280 x 1024 window at a start position of 640 480 use the following commands ly 04 xxxx Set WIDTH to 1280 1 1279 0x04ff ly 03 xxxx Set HEIGHT to 1024 1 1023 0x03ff ly 02 xxxx Set COLUMN_START to 640 32 672 0x02a0 ly 01 xxxx Set ROW_START to 480 20 500 0...

Page 19: ... Column Skip Bin ly23 00xx None 2048 x 1536 00 00 00 00 2x 1024 x 768 01 01 11 11 3x 682 x 512 02 02 22 22 4x 512 x 384 03 03 23 23 8x 256 x 192 07 07 27 27 The following table shows examples of register settings to achieve various resolutions and frame rates based on a nominal 48MHz clock rate such as 1920x1440 with a 3x bin skip to achieve a 640x480 output at 48fps Bin 2 to 1 2 048H x 1 536V QXG...

Page 20: ... Silicon Imaging Inc 2004 Page 20 of 39 Company Confidential Column Skip 2x Row Skip 2x Enabled Column Skip 3x Row Skip 3x Enabled ...

Page 21: ... Silicon Imaging Inc 2004 Page 21 of 39 Company Confidential Column Skip 4x Row Skip 4x Enabled Column Skip 8x Row Skip 8x Enabled ...

Page 22: ... x Digital Gain 0x35 Global Gain 0x0008 8 1x gain This register can be used to set all four gains at once When read it will return the value stored in Reg0x2B The table below shows recommended gain register settings and corresponding gain values Register Setting 0x2B 0x2C 0x2D 0x2E 0x35 Gain Register Setting 0x2B 0x2C 0x2D 0x2E 0x35 Gain Decimal Hex Gain Gain dB Decimal Hex Gain Gain dB 8 0x08 1 0...

Page 23: ...ection to be negative Bit 7 0 value Green1 x60 Green2 x61 Red x63 Blue x64 6 0 Low Coarse Threshold Max less than High Target Threshold 0x5D Auto Black Coarse Thresholds 0x2D13 14 8 High Coarse Threshold Min greater than Low Target Threshold If the average black value for a color is higher than this value or lower than Low Coarse Threshold the coarse mode will be activated if enabled Once the blac...

Page 24: ...ack level during the dark row readout is performed on the first frame after certain changes to the sensor registers Manual Black Level Registers 0x60 0x61 0x63 0x64 The programmable analog offset stage corrects for analog offset that might be present in the analog signal The user would need to program Reg0x62 to enable the manual analog offset correction The analog offset settings can be independe...

Page 25: ...each row of pixels to sample hold capacitors at the foot of the columns and reads the digitized values out When each scan reaches the bottom of the array there follows a blanking period controlled by the user after which the scan automatically restarts at the top of the array Read out is therefore continuous Frame Snapshot Mode with ERS f Mode with ERS The snapshot mode allows capture of a single ...

Page 26: ...d by releasing them all together Exposure is terminated when an external mechanical shutter cuts off the light Row read out is performed after the exposure is terminated The strobe can be used to control flash and or a mechanical shutter to end the exposure of the array prior to readout To enter Snaphshot mode with global Reset ly210003 cr Global Reset Mode f cr Frame Snapshot Mode The snapshot is...

Page 27: ...vides the highest frame rate synchronization possible by allowing overlapping exposure and readout just like continuous ERS while being synchronized to a triggering timebase Sending a g command arms the camera for Genlock Mode Each CC 1 trigger causes the camera to initiate a frame readout The camera is left in an armed state continuing exposure and can be re triggered at anytime New CC 1 triggers...

Page 28: ...XXXXX Clock Output by the s status command It gives the current clock setting 114 Clock updated A response that follows the lc command 120 XXXX Sensor Tag Output by the s status command It provides the factory serial number 152 serial to 57 6kbaud Response to an h command 159 serial rate fault A serial framing error occurred in high speed serial mode Camera will return to default 9600 baud 190 XXX...

Page 29: ...is sent after the camera enters single frame mode and again after each frame is sent 703 Leave single frame This message is sent after the camera exits single frame mode and enters continuous frame mode Binary to Hex ASCII Table Binary Hex in ASCII 0000 0 0001 1 0010 2 0011 3 0100 4 0101 5 0110 6 0111 7 1000 8 1001 9 1010 a 1011 b 1100 c 1101 d 1110 e 1111 f ...

Page 30: ...r rates up to 57kbps can be programmed 3 CC 1 Trigger Interface The camera is armed for capture modes via serial command The CC 1 trigger is used to start the snap exposure or live video output 4 PCI Bandwidth The camera can operate at 80 Million Pixels per second In 8 bit mode this equates to 80MB sec a sustained data rate In 12 bit mode where 2 bytes per pixel are typically used the maximum rate...

Page 31: ...5 X0 1 15 12 X1 2 3 24 X1 2 16 11 X2 3 4 23 X2 3 17 10 X3 5 6 21 X3 5 19 8 Xclk 4 5 22 Xclk 4 18 9 SerTC 6 20 7 SertTC 6 7 20 SerTFG 7 8 19 SerTFG 7 21 6 CC1 8 9 18 CC1 8 22 5 CC2 9 23 4 CC2 9 10 17 CC3 10 11 16 CC3 10 24 3 CC4 11 25 2 CC4 11 12 15 Gnd Gnd 1 1 Gnd Gnd 13 13 Gnd Gnd 14 14 Gnd Gnd 26 26 MDR 26 Connector The camera uses the standard 3M MDR 26 connector specified in CameraLink specifi...

Page 32: ...he ODD and EVEN Outputs are identical on the SI 3300 National DS90CR285MTD Signal Name Camera Data Bit Channel Link Pin RX 00 DO 00 27 RX 01 DO 01 29 RX 02 DO 02 30 RX 03 DO 03 32 RX 04 DO 04 33 RX 05 DO 07 34 RX 06 DO 05 35 RX 07 DO 08 37 RX 08 DO 09 38 RX 09 DO 10 39 RX 10 DE 10 41 RX 11 DE 11 42 RX 12 D 11 43 RX 13 DE 08 45 RX 14 DE 09 46 RX 15 DE 00 47 RX 16 DE 06 49 RX 17 DE 07 50 RX 18 DE 01...

Page 33: ... Silicon Imaging Inc 2004 Page 33 of 39 Company Confidential Channel Link Interface CameraLink Cable CameraLink Cable Ordering ...

Page 34: ... Silicon Imaging Inc 2004 Page 34 of 39 Company Confidential FRONT VIEW REAR VIEW SENSOR PACKAGING ...

Page 35: ... Silicon Imaging Inc 2004 Page 35 of 39 Company Confidential SI 3300 CL ENCLOSURE DIMENSIONS ...

Page 36: ... Silicon Imaging Inc 2004 Page 36 of 39 Company Confidential SI 3300 Spectral Response Curve SI 3300 RGB Cover Glass Filter Response IRC 30 ...

Page 37: ... Silicon Imaging Inc 2004 Page 37 of 39 Company Confidential ...

Page 38: ...licon Imaging Inc 2004 Page 38 of 39 Company Confidential Rev 1 1 7 31 04 Added g mode descriptions for Genlock operation H models Added T camera option for External TTL trigger and Global Reset operation ...

Page 39: ...formation to verify before placing orders that information being relied on is current and complete No license express or implied to any intellectual property rights is granted by this document Specific testing of all parameters of each device is not necessarily performed except those mandated by government requirements CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS O...

Reviews: