Shuttle HOT-591P User Manual Download Page 5 | Manualshive

Page: 5 / 45

background image

4

FEATURES

1

1

Chipset

Features VIA's 82C598AT MVP3 Chipset with I/O subsystems

Main Processor

AMD-K6 3D, AMD-K6 166~300 MHz, K5 PR90~PR166,
Intel Pentium (P54C) 90~200 MHz, Pentium MMX (P55C) 166~233 MHz,
Cyrix/IBM 6x86 P150+~P200+, 6x86L P200+, 6x86MX PR166~PR233,
IDT-C6 150~200MHz

Secondary Cache

Onboard 512KB Pipelined Burst Cache

Versatile Memory Supports

Equipped with two SIMM and two DIMM sockets for (8, 16, 32, 64 or 128MB) 72-pin
EDO or FPM and 168-pin 66MHz or 100MHz PC SDRAM memory modules
up to 256 MB

Expansion Slots

One AGP slot
Three PCI slot
Three ISA slot

AGP (Accelerated Graphics Port)

AGP Specification 1.0
HOT-591P main board equipped with an AGP slot for an AGP VGA card that supports
133MHz 2X mode for texture mapping z-buffering and alpha blending. AGP allows 3D
applications to run faster and smoothly.

Onboard I/O Chip

One Floppy port
One PS/2 mouse and Keyboard connector
Two high-speed UART compatible serial port
Serial Port 2 can also be directed from COM2 to the Infrared Module for wireless connec-
tions One parallel port with ECP and EPP capabilities

Onboard PCI Bus Master IDE Controller

Two Ultra DMA/33 Bus Master IDE Ports supports four IDE devices up to 33 MB/sec
IDE transfers and supports Enhanced PIO Modes 3 and 4 and Bus Master IDE DMA
Mode 2 devices

Onboard 12-pin AT and 20-pin ATX Power Supply

ATX power supports soft-on/off function

«
...
3
4
5
6
7
...
»

Summary of Contents for HOT-591P

Page 1: ...45 HOT 591P Pentium processor Based AGP MAIN BOARD User s Manual ...

Page 2: ...rence to radio or television reception which can be determined by turning the equipment off and on the user is encouraged to try to correct the interfer ence by one or more of the following measures Reorient or relocate the receiving antenna Increase the separation between the equipment and receiver Connect the equipment into an outlet on a circuit different from that to which the receiver is conn...

Page 3: ...SDRAM Frequency Setting JP9 JA25 15 CPU Voltage Manual Setting J19 16 Power Supply Type JP8 17 Flash EEPROM Vpp JP5 17 Clear CMOS JP2 17 Connectors 18 CHAPTER 3 MEMORY CONFIGURATION 21 CHAPTER 4 FLASH UTILITY 23 CHAPTER 5 VIA VXD AGP DRIVER INSTALLATION 25 CHAPTER 6 BIOS SETUP 26 Main Menu 27 Standard CMOS Setup 29 BIOS Features Setup 31 Chipset Features Setup 33 Power Management Setup 35 PCI Conf...

Page 4: ...or 60 75 83 100MHz CPU bus frequencies and the 66MHz AGP bus frequency HOT 591P provides a new level of I O integration VIA MVP3 chipset provides increased integration and improved performance over other chipset designs The VIA s MVP3 chipset provides an integrated Bus Mastering IDE controller with two high performance Ultra 33 DMA IDE interfaces for up to four IDE devices The onboard I O controll...

Page 5: ...cs Port AGP Specification 1 0 HOT 591P main board equipped with an AGP slot for an AGP VGA card that supports 133MHz 2X mode for texture mapping z buffering and alpha blending AGP allows 3D applications to run faster and smoothly Onboard I O Chip One Floppy port One PS 2 mouse and Keyboard connector Two high speed UART compatible serial port Serial Port 2 can also be directed from COM2 to the Infr...

Page 6: ... Power management Support DMI Desktop Management Interface function ACPI Support ACPI Advanced Configuration and Power Interface function ACPI provide more Energy Saving Features for the future operating system supporting OS Direct Power Management OSPM functionality Board Size AT form factor size 220mm x 220mm ...

Page 7: ...6 ACCESSORIES OF HOT 591P Figure 1 Accessories of HOT 591P ...

Page 8: ...System Clock from 60MHz to 100 MHz CPU Multiplier Pin Header 7 12 of Jumper JP1 Pin header 7 12 of JP1 are used to adjust CPU core multiplier from 1 5X to 5 5X Figure 2 1 J19 JP1 JA25 JA27 JP9 location SDRAM Clock Speed Jumper JA25 and JP9 HOT 591P support 100MHz external clock speed AMD 266MHz and 300MHz K6 3D and which allows the user to use 66MHz normal SDRAM DIMM or 100MHz PC 100 SDRAM DIMM Ju...

Page 9: ...MHz 2 x PR120 60 MHz 1 5 x Cyrix IBM 6x86L P200 75 MHz 2 x 100 MHz 66 MHz 1 5 x PR100 66 MHz 1 5 x P166 66 MHz 2 x 90 MHz 60 MHz 1 5 x PR90 60 MHz 1 5 x P150 60 MHz 2 x IDT C6 200MHz 66 MHz 3 x AMD K6 3D 300MHz 100 MHz 3 x Cyrix IBM 6x86 P200 75 MHz 2 x 180MHz 60 MHz 3 x 266MHz 100 MHz 2 5 x P166 66 MHz 2 x 150MHz 60 MHz 2 5 x 250MHz 100 MHz 2 5 x P150 60 MHz 2 x Those hardware settings are made t...

Page 10: ...ted on HOT 591P and is set to Auto detected when HOT 591P is delivered If you have a higher frequency CPU or you want to set CPU frequency and voltage manually please refer to next two sections Intel Pentium P54C Series Settings Processor Speed Frequency Setting JP1 JA26 JA27 Jumper Block J19 Vcore Vio Auto detect Intel Pentium P54C 200 MHz 66MHzx3 3 3V 3 3V 166 MHz 66MHzx2 5 150 MHz 60MHzx2 5 133...

Page 11: ...o detect Intel Pentium MMX P55C 233 MHz 66MHzx3 5 2 8V 3 3V 200 MHz 66MHzx3 166 MHz 66MHzx2 5 Table 2 2 AMD K5 Series CPUs Settings Processor Speed Frequency Setting JP1 JA26 JA27 Jumper Block J19 Vcore Vio Auto detect AMD K5 PR166 66MHzx2 5 3 52V 3 52V PR133 66MHzx1 5 PR120 60MHzx1 5 PR100 66MHzx1 5 PR90 60MHzx1 5 Table 2 3 ...

Page 12: ...ct AMD K6 300 MHz 66MHzx4 5 2 2V 3 3V 266 MHz 66MHzx4 233 MHz 66MHzx3 5 233 MHz 66MHzx3 5 3 2V 3 3V 200 MHz 66MHzx3 2 9V 3 3V 166 MHz 66MHzx2 5 AMD K6 3D 300 MHz 100MHzx3 2 2V 3 3V 266 MHz 100MHzx2 5 Table 2 4 Note The voltage of AMD K6 233MHz may vary from market and CPU core Please ask your CPU provider for detail ...

Page 13: ...1 JA26 JA27 Jumper Block J19 Vcore Vio Auto detect Cyrix IBM 6x86L P200 75MHzx2 2 8V 3 3V P166 66MHzx2 P150 60MHzx2 Cyrix IBM 6x86 P200 75MHzx2 3 52V 3 52V P166 66MHzx2 P150 60MHzx2 Cyrix IBM 6x86MX PR266 75MHz x 3 2 9V 3 3V PR266 66MHzx3 5 PR233 75MHzx2 5 PR233 66MHzx3 PR200 75MHzx2 PR200 66MHzx2 5 ...

Page 14: ...13 IDT C6 Series CPUs Settings Table 2 6 Processor Speed Frequency Setting JP1 JA26 JA27 Jumper Block J19 Vcore Vio Auto detect IDT C6 200 MHz 66MHzx3 3 52V 3 52V 180 MHz 60MHzx3 150 MHz 60MHzx2 5 ...

Page 15: ...ultiplier that HOT 591P can offer Pin header 1 6 of JP1 and JA26 JA27 are used to adjust System Clock from 60MHz to 100 MHz Pin header 7 12 of JP1 are used to adjust CPU core multiplier from 1 5X to 5 5X Table 2 7 shows the System Clock from 60 MHz to 100 MHz Table 2 8 shows CPU Multiplier from 1 5X to 5 5X System Clock 60MHz 66MHz 75MHz 75MHz 83MHz 90MHz 100MHz AGP Clock 60MHz 66MHz 75MHz 60MHz 6...

Page 16: ...MM Jumpers JA25 and JP9 are used to set SDRAM frequency which synchronous with System Clock CPU External Clock or synchronous with AGP External Clock This feature allows the user to use normal SDRAM with AMD K6 3D processor Figure 2 4 JA25 JP9 location SDRAM Frequency Setting JA25 JP9 Synchronous with System Clock CPU External Clock Synchronous with AGP Clock Table 2 10 ...

Page 17: ...put from Switching type regulators to CPU by inserting or removing mini jumper from pin headers The voltage settings are made through the use of jumper caps to connect jumper pins on the pin set 1 4 of Jumper block J19 Figure 2 3 J19 Jumper Block location Voltage J19 Voltage J19 Auto setting 2 8 V 2 7 V 3 52 V 2 6 V 3 4 V 2 5 V 3 3 V 2 4 V 3 2 V 2 3 V 3 1 V 2 2 V 3 0 V 2 1 V 2 9 V 2 0 V Table 2 9 ...

Page 18: ...cation Due to different designs there are two Power Supply Type 12 pin AT Power Supply and 20 pin ATX Power Supply HOT 591P support both type of Power Supply Select the correct type according to the Power Supply you are using JP8 AT ATX Power Selection 12 Pin AT Power Supply 20 Pin ATX Power Supply Flash EEPROM Vpp JP5 HOT 591P mainboard supports two types of Flash EEPROM 5 volt and 12 volt By set...

Page 19: ...from the case to this connector SMI Connector SMI Hardware System Management Interface connector may attach a 2 pin momentary switch to it When push it will force system get into power saving mode and the system will resume when switch is pushed again GLED Connector GLED Attach a 2 pin Green LED cable to it The Green LED lights when the system get into power saving mode The Green LED off when the ...

Page 20: ... the pin 1 of onboard PS 2 connector J6 Reversed connecting may cause damage to your PS 2 mouse Parallel Port Connector J8 A 26 pin male pin header is located at the rear of the main board Plug the parallel port connec tor cable into this connector USB1 USB2 Port Connectors J14 The USB pin headers located at the rear of the board Plug the USB connector cable into this connector Other Connectors AT...

Page 21: ...he specification of ASKIR and HPSIR CPU Chassis or AGP cooling Fan connectors Fan1 2 The main board provides two onboard 12V cooling fan power connectors for CPU Fan 2 AGP device Fan 1 cooling fan Depending on the fan maker the wiring and plug may be different The red wire should be connected to 12V and black wire should be connected to ground GND Wake On LAN Connectors J12 Attach a 3 pin connecto...

Page 22: ...e SDRAM fast page or EDO modules The two SIMM sockets are arranged in a single bank the two DIMM sockets are arranged in two banks of one socket each Each bank provides a 64 72 bit wide data path Note Maximum memory size is 256MB total for all SIMM or DIMM sockets If using SIMM modules each bank must be filled with a pair of same modules The user should not populate both 5V SIMM modules 3 3V DIMM ...

Page 23: ...MB 256 MB 8 MB 8 MB 8 MB 8 MB 16 MB 16 MB 16 MB 16 MB 16 MB 32 MB 32 MB 32 MB 32 MB 32 MB 64 MB 64 MB 64 MB 64 MB 64 MB 128 MB 128 MB 128 MB 128 MB 128 MB 256 MB 8 MB 16 MB 24 MB 8 MB 32 MB 40 MB 8 MB 64 MB 72 MB 8 MB 128 MB 136 MB 16 MB 32 MB 48 MB 16 MB 64 MB 80 MB 32 MB 64 MB 96 MB 32 MB 128 MB 160 MB 64 MB 128 MB 192 MB Table 2 12 ...

Page 24: ...R key to begin the updating process 2 Once you enter you will see a main menu displaying 3 Move the cursor to File Name to Program 4 Type the program name test bin and then press the ENTER key 5 At the bottom of the menu you will be requested to answer Do You Want to Save BIOS Y N The following manual is intended to guide you through the process of both No and Yes cases respectively If No If you d...

Page 25: ...g and press the ENTER key 6 When the programming is finished the showing message will appear 7 Once you see the showing message Power Off or Reset System please restart your system 8 When you power on the computer again you will find your old BIOS has already been successfully updated To view a complete usage of FLASH utility please type awdflash and press the ENTER key Notes About Award Flash Uti...

Page 26: ...t USBSUPP EXE from Microsoft which includes the USB supplement and a new memory manager VMM32 VxD needed for the AGP DIME Direct Memory Execute feature 2 Get DirectX 5 0 from Microsoft DirectX 5 0 is the first DirectX version that supports AGP s DIME 3 Get AGP Master i e AGP VGA Driver from VGA Supplier 4 Install VIAGART VXD VIA Graphics Address Remapping Table Driver from attached CD ROM For WinN...

Page 27: ...elow message appear briefly at the bottom of the screen during the POST Power On Self Test press Del key or simultaneously press Ctrl Alt and Esc keys Press DEL to enter SETUP If the message disappears before you respond and you still wish to enter Setup restart the system to try again by turning it OFF the ON or pressing the RESET button on the system case You may also restart by simultaneously p...

Page 28: ...ement features PnP PCI Configuration This item specifies the value in units of PCI bus blocks of the latency timer for the PCI bus master and the IRQ level for PCI device Power on with BIOS defaults Load BIOS Defaults BIOS defaults loads the values required by the System for the maximum performance However you can change the parameter through each Setup Menu Load Setup Defaults Setup defaults load...

Page 29: ...cess to the system and Setup or just to Setup User Password Change set or disable user password It allows you to limit access to the system and Setup or just to Setup IDE HDD auto detection Automatically configure IDE hard disk drive parameters Save Exit setup Save CMOS value change to CMOS and exit setup Exit without saving Abandon all CMOS value changes and exit setup ...

Page 30: ...rive must match with the drive table The hard disk will not work properly if you enter improper information for this item If your hard disk drive type is not matched or listed you can use Type User to define your own drive type manually If you select Type User related information is asked to be entered to the following items Enter the information directly from the keyboard and press Enter Those in...

Page 31: ...l stop when an error is detected during power up Memory This item is display only It is automatically detected by POST Power On Self Test of the BIOS BaseMemory The POST of the BIOS will determine the amount of base or conventional memory installed in the system The value of the base memory is typically 512K for systems with 512K memory installed on the mainboard or 640K for systems with 640K or m...

Page 32: ... the problem before any damage is done CPU Internal External Cache This item enables CPU internal cache and external cache to speed up memory access Quick Power On Self Test This item speeds up Power On Self Test POST after you power on the computer If it is set to Enabled BIOS will shorten or skip some check items during POST Boot Sequence This item determines which drive computer searches first ...

Page 33: ...matic Rate Setting Typematic Rate Typematic Delay This determines if the typematic rate and typematic delay are to be used When the typematic rate setting is enabled typematic rate allows you select the rate at which the keys are accelerated and typematic delay allows you to select the delay between when the key was first depressed and when the acceleration begins Security Option This item allows ...

Page 34: ...SDRAM support in your mainboard The Choice 2 Bank 4 Bank Disabled DRAM Read Pipeline This item allows you to set DRAM Read Pipeline function Enabled or Disabled Sustained 3T Write This item allow you to enable or disable direct map write back write through second ary cache The Choice Enabled Disabled Cache Rd CPU Wt Pipeline This item allows you to enable disable the cache timing The Choice Enable...

Page 35: ...address range dedicated for graphics memory address space Host cycles that hit the aperture range are forwarded to the AGP without any translation See www apgforum org for AGP information The Choice 4M 8M 16M 32M 64M 128M 256M AGP 2x Mode This item allows you to enable disable AGP 2x function See www apgforum org for AGP information The Choice Enabled Disabled CPU Core Voltage Since the mainboard ...

Page 36: ...will be activated to enhance the Max Power Saving mode and stop the CPU internal clock If Advance Power Management APM is installed on your system selecting Yes give better power savings If the Max Power Saving is not enabled this will be preset to No Video Off Option When enabled this features allows the VGA adapter to operate in a power saving mode Always On Monitor will remain on during power s...

Page 37: ...ices remain active Doze Mode Suspend Mode These items set the period of time after which each of these mode activate the periods are from 10sec to 1 hour Doze Mode When enabled and after the set time of system inactivity CPU clock will run at slower speed while all other devices still operate at full speed Suspend Mode When enabled and after the set time of system inactivity all devices except CPU...

Page 38: ...efault any event occurring at will awaken a system which has been powered down The following is a list of IRQ Interrupt ReQuests which can be exampled much as the COM ports and LPT port above can When an I O device wants to gain the attention of the operating system it signals this by causing an IRQ to occur When the operating system is ready to respond to the request it interrupts itself and perf...

Page 39: ...ata ESCD when you exit Setup if you have installed a new add on and the system reconfiguration has caused such a serious conflict that the operating system can not boot The Choice Enabled and Disabled ACPI I O Device Node This item allows the user to set ACPI I O Device Node Enabled or Disabled IRQ 3 4 5 7 9 10 11 12 14 15 assigned to When resources are controlled manually assign each system inter...

Page 40: ...ta transfers on the PCI bus where possible make use of the high performance PCI burst protocol in which greater amounts of data are transferred at a single command The choice Enabled Disabled PCI Master 0 WS Write When Enabled writes to the PCI bus are command with zero wait states The choice Enabled Disabled PCI Delay Transaction The chipset has an embedded 32 bit posted write buffer to support d...

Page 41: ...ency Timer The number of clocks programed in the PCI Latency Timer represents the guaranteed time slice allocated to the 82C598AT after which it must complete the current data transfer phase and surrender the bus as soon as its bus grant is removed The PCI Latency Timer is used to guarantee to the PCI agents a minimum amount of the system resource The default setting is 64 PCI clocks Assign IRQ Fo...

Page 42: ...ors occur Depending on the configuration of your IDE subsystem this field may not appear and it does not appear when the Internal PCI IDE field above is Disabled The choice Enabled Disabled IDE HDD Block Mode This item is used to set IDE HDD Block Mode If your IDE Hard Disk supports block mode then you can enable this function to speed up the HDD access time If not please disable this function to ...

Page 43: ...set improves IDE transfer rate using Bus Master UltraDMA 33 IDE which can handle data transfer up to 33MB sec The options are Disabled and Auto and Auto is the default settings for on board Primary Slave UltraDMA33 IDE Secondary Master UDMA On this mainboard VIA chipset improves IDE transfer rate using Bus Master UltraDMA 33 IDE which can handle data transfer up to 33MB sec The options are Disable...

Page 44: ...duplex mode permits simultaneous two direction transmission Half duplex mode permits transmission in one direction only at a time Onboard Parallel Port This item specifies onboard parallel port address to 378H 278H 3BCH or Disabled Parallel Port Mode This item specifies onboard parallel port mode The options are SPP Standard Parallel Port EPP Enhanced Parallel Port ECP Extended Capabilities Port a...

Page 45: ...ow will clear any previously entered password from CMOS memory You will be asked to confirm the password Type the password again and press Enter You may also press Esc to abort the selection and not enter a password To disable password just press Enter when you are prompted to enter password A message will confirm the password being disabled Once the password is disabled the system will boot and y...

Reviews:

No comments

Related manuals for HOT-591P

Brand: Xilinx Pages: 23

Brand: Xilinx Pages: 60

Brand: Xilinx Pages: 41

Zynq UltraScale+ ZCU104

Brand: Xilinx Pages: 92

Zynq UltraScale+ ZCU104

Brand: Xilinx Pages: 4

Spartan-3A DSP FPGA Series

Brand: Xilinx Pages: 10

Brand: Xilinx Pages: 92

Brand: Yamaha Pages: 87

Brand: ST Pages: 79

Brand: Navia Pages: 26

BD7682FJ-LB-EVK-302

Brand: Rohm Pages: 5

Brand: Silicon Laboratories Pages: 18

Brand: AOpen Pages: 8

Brand: MSI Pages: 22

Brand: Biostar Pages: 210

Brand: Texas Instruments Pages: 20

Brand: Avalue Technology Pages: 60

Brand: DFI Pages: 92

Brands by name

0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Popular brands

Load more brands