36
DMA 0/1/3/5/6/7 assigned to
When resources are controlled manually, assign each system DMA as one of the following
types, depending on the type of device using the interrupt:
Legacy ISA Devices compliant with the original PC AT bus specification, requiring a
specific interrupt (such as IRQ4 for serial port 1). PCI/ISA PnP Devices compliant with
the Plug and Play standard, whether designed for PCI or ISA bus architecture.
The Choice: Legacy ISA and PCI/ISA PnP.
These items allow you to determine the DMA assigned to the ISA bus and is not available
for PCI slot.
The Choice: Legacy ISA and PCI/ISA PnP.
CPU to PCI Write Buffer
When enabled, up to four D words of data can be written to the PCI bus without interrupt-
ing the CPU. When disabled, a write buffer is not used and the CPU read cycle will not be
completed until the PCI bus signals that it is ready to receive the data.
The choice: Enabled, Disabled.
PCI Dynamic Bursting
When Enabled, data transfers on the PCI bus, where possible, make use of the high-
performance PCI burst protocol, in which greater amounts of data are transferred at a single
command.
The choice: Enabled, Disabled.
PCI Master 0 WS Write
When Enabled, writes to the PCI bus are command with zero wait states.
The choice: Enabled, Disabled.
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delay transactions
cycles. Select Enabled to support compliance with PCI specification version 2.1.
The choice: Enabled, Disabled.
PCI Master Read Prefetch
This item allows you enable/disable the PCI Master Read Prefetch.
The choice: Enabled, Disabled.
PCI #2 Access #1 Retry
This item allows you enable/disable the PCI #2 Access #1 Retry.
The choice: Enabled, Disabled.
AGP Master 1 WS Write
This implements a single delay when writing to the AGP Bus. By default, two-wait states
are used by the system, allowing for greater stability.
The choice: Enabled, Disabled.
AGP Master 1 WS Read
This implements a single delay when reading from the AGP Bus. By default, two-wait
states are used by the system, allowing for greater stability.
The choice: Enabled, Disabled.
