Sanyo PLC-EF12B, Service Manual

Page: 48 / 112

-48-
Pin No. Function Name Function IN/OUT
51 CAL-END FPGA Operation completed when signal change “L” to “H” IN
52 FPGA CONT FPGA Activate “H” OUT
53 CS3 Chip Select for SRAM OUT
54 CS2 Chip Select for USB/LCD driver OUT
55 VSS GND
56 DB_29 Data bus29 IN/OUT
57 DB_28 Data bus28 IN/OUT
58 DB_27 Data bus27 IN/OUT
59 DB_26 Data bus26 IN/OUT
60 DB_25 Data bus25 IN/OUT
61 VSS GND
62 DB_24 Data bus24 IN/OUT
63 VCC 3.3V
64 DB_23 Data bus23 IN/OUT
65 DB_22 Data bus22 IN/OUT
66 DB_21 Data bus21 IN/OUT
67 DB_20 Data bus20 IN/OUT
68 DB_19 Data bus19 IN/OUT
69 DB_18 Data bus18 IN/OUT
70 DB_17 Data bus17 IN/OUT
71 VSS GND
72 DB_16 Data bus16 IN/OUT
73 DB_15 Data bus15 IN/OUT
74 DB_14 Data bus14 IN/OUT
75 DB_13 Data bus13 IN/OUT
76 DB_12 Data bus12 IN/OUT
77 VCC 3.3V
78 DB_11 Data bus11 IN/OUT
79 VSS GND
80 DB_10 Data bus10 IN/OUT
81 DB_9 Data bus9 IN/OUT
82 DB_8 Data bus8 IN/OUT
83 DB_7 Data bus7 IN/OUT
84 DB_6 Data bus6 IN/OUT
85 VCC 5V
86 DB_5 Data bus5 IN/OUT
87 VSS GND
88 DB_4 Data bus4 IN/OUT
89 DB_3 Data bus3 IN/OUT
90 DB_2 Data bus2 IN/OUT
91 DB_1 Data bus1 IN/OUT
92 DB_0 Data bus0 IN/OUT
93 VSS GND IN/OUT
94 XTAL X’tal Oscillator Input IN
95 MODE3 Multiplier Setting with Mode 3 IN
96 EXTAL X’tal Oscillator Output OUT
97 MODE2 Multiplier Setting with Mode 2 IN
98 NONMASK Non-Maskarable Input IN
99 FWP Flash Memory Write Mode IN
100 FLASH_MODE FWP Control OUT
CPU Port Functions