12/36
© 2022 ROHM Co., Ltd.
65UG018E Rev.001
July 2022
User’s Guide
also serves as a PMIC input: if it is forced low for 10us, then an error is detected. This would lead to a shutdown of all PMIC output
rails. R565 is not mounted on board (default).
Figure 5: PMIC status pins
3.8. General purpose FPGA I/Os
The Spartan-7 board offers the access to multiple general-purpose Spartan-7 I/Os. Such I/Os are routed to the connectors CN502
and CN503.
Figure 6: general purpose FPGA I/Os
CN502
IO_L4P_T0_D04_14
Pin 1
Pin 11
IO_L9P_T1_DQS_14
IO_L4N_T0_D05_14
Pin 2
Pin 12
IO_L9N_T1_DQS_D13_14
IO_L5P_T0_D06_14
Pin 3
Pin 13
IO_L11P_T1_SRCC_14
IO_L5N_T0_D07_14
Pin 4
Pin 14
IO_L11N_T1_SRCC_14
IO_L6N_T0_D08_VREF_14
Pin 5
Pin 15
IO_L12P_T1_MRCC_14
IO_L7P_T1_D09_14
Pin 6
Pin 16
IO_L12N_T1_MRCC_14
IO_L7N_T1_D10_14
Pin 7
Pin 17
IO_L13P_T2_MRCC_14
IO_L8P_T1_D11_14
Pin 8
Pin 18
IO_L13N_T2_MRCC_14
IO_L8N_T1_D12_14
Pin 9
Pin 19
IO_L14P_T2_SRCC_14
GND
Pin 10
Pin 20
V_1.8
Table 4: Pin-out connector CN502
