User's Guide ADI-192 DD © RME
39
11.7 SteadyClock
The SteadyClock technology of the ADI-192 DD guarantees an excellent performance in all
clock modes. Its highly efficient jitter suppression refreshes and cleans up any clock signal, and
provides it as reference clock at the word clock output.
Usually a clock section consists of an analog PLL for external synchronization and several
quartz oscillators for internal synchronisation. SteadyClock requires only one quartz, using a
frequency not equalling digital audio. Latest circuit designs like hi-speed digital synthesizer,
digital PLL, 100 MHz sample rate and analog filtering allow RME to realize a completely newly
developed clock technology, right within the FPGA at lowest costs. The clock's performance
exceeds even professional expectations. Despite its remarkable features, SteadyClock reacts
quite fast compared to other techniques. It locks in fractions of a second to the input signal,
follows even extreme varipitch changes with phase accuracy, and locks directly within a range
of 28 kHz up to 220 kHz.
SteadyClock has originally been de-
veloped to gain a stable and clean
clock from the heavily jittery MADI data
signal. The embedded MADI clock
suffers from about 80 ns jitter, caused
by the time resolution of 125 MHz
within the format. Common real-world
interface jitter values are below 10 ns,
while a very good value is less than 2
ns.
The picture to the right shows the
MADI input signal with 80 ns of jitter
(top graph, yellow). Thanks to Steady-
Clock this signal turns into a clock with
less than 2 ns jitter (lower graph, blue).
Using the input sources of the ADI-192
DD, word clock, TDIF, ADAT and AES,
you'll most probably never experience
such high jitter values. But Steady-
Clock is not only ready for them, it
would handle them just on the fly.
The screenshot to the right shows an
extremely jittery word clock signal of
about 50 ns jitter (top graph, yellow).
Again SteadyClock provides an ex-
treme clean-up. The filtered clock
shows less than 2 ns jitter (lower
graph, blue).
The cleaned and jitter-freed signal can be used as reference clock for any application, without
any problem. The signal processed by SteadyClock is of course not only used internally, but
also available at the ADI-192 DD's word clock output. It is also used to clock all the digital out-
puts.
Summary of Contents for ADI-192 DD
Page 4: ...4 User s Guide ADI 192 DD RME...
Page 5: ...User s Guide ADI 192 DD RME 5 User s Guide ADI 192 DD General...
Page 12: ...12 User s Guide ADI 192 DD RME...
Page 13: ...User s Guide ADI 192 DD RME 13 User s Guide ADI 192 DD Usage and Operation...
Page 29: ...User s Guide ADI 192 DD RME 29 User s Guide ADI 192 DD Technical Reference...
Page 40: ...40 User s Guide ADI 192 DD RME 12 Block Diagram...