PAC2514x Users Guide Preview
No portion of this document may be reproduced or reused in
any form without Qorvo’s prior written consent
Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
57 of 81
SOC.VADCCTL
Register 8-24
.
SOC.VADCCTL (Voltage ADC Control, SOC 0x22)
BIT
NAME
ACCESS
RESET
DESCRIPTION
7
VADCSTART
R/W
0x0
Cell Voltage ADC
Start Conversion
6
VADCBUSY
R
0x0
Cell Voltage ADC
Busy
- This bit is set to 1
during conversion and
set to 0 when
complete.
5
RFU
R
0
Reserved
4:0
VBMUXSEL
R/W
0x0
Voltage ADC
MUX Select:
0: VB1
1: VB2
2: VB3
3: VB4
4: VB5
5: VB6
6: VB7
7: VB8
8: VB9
9: VB10
10: VB11
11: VB12
12: VB13
13: VB14
14: VB15
15: VB16
16: VB17
17: VB18
18: VB19
19: VB20
20:
BATOVDAC or
SCPDAC (see
AFECTL1)
21 - 31: RFU
SOC.VADCRESHI
Register 8-25
.
SOC.VADCRESHI (Voltage ADC Result High, SOC 0x23)
BIT
NAME
ACCESS
RESET
DESCRIPTION
7:0
VADCRES[15:8]
RW
0
Voltage ADC Result
MSByte