Circuit Descriptions, Abbreviation List, and IC Data Sheets
EN 96
LC7.5E LA
9.
9.8
HDMI
9.8.1
Introduction
Refer to the LC7.2E LA Service Manual.
9.8.2
Implementation
The main HDMI receiver which is used is the Sil 9125 (Silicon
Image) third generation HDMI receiver (item 7N01 on the
SSB). In addition, the Sil 9185 HDMI switch (item 7M07) and
Sil 9181 HDMI buffer (item 7Q03) are used for switching the 3
HDMI inputs and buffering to ensure good signal quality. Refer
to figure “HDMI implementation” for details.
Figure 9-8 HDMI implementation
The implementation supports:
•
Three HDMI input connectors to the TV via “HDMI rear” as
“HDMI1”, “HDMI2” and “HDMI3”.
•
One HDMI input connector to the TV via “HDMI side” as
“Side HDMI”.
•
All EDID is stored in the internal EEPROM which is
integrated inside the Sil9185 multiplexer and Sil9181 buffer
IC.
•
I
2
S output for connection to low-cost DACs at a frequency
of 32 to 192 kHz.
•
Pre-programmed HDCP keys providing the highest level of
security and simplicity during manufacturing.
When the HDMI receiver Sil9125 receives either RGB or
YCbCr 4:2:2 input signals, it will convert these signals to 24-36-
bit YCbCr 4:4:4 output signals. When it receives an YCbCr
4:4:4 input signal, it will just bypass this signal to the Trident
WX68 video processor.
Refer to figures “HDMI signal flow diagram” and “HDMI
interface to Video Processor” for details.
Figure 9-9 HDMI signal flow diagram
Figure 9-10 HDMI interface to Video Processor
9185 HDMI
Switch
Multiplexer
9181
HDMI
buffer
Side
HDMI
Input
9125
HDMI
Main
Receiver
Video
Processor
WX68
Port A
Rear HDMI Input 2
Rear HDMI Input 3
Future CEC
Rear HDM1 Input 1
Port B
Side Panel
Main SSB Panel
H_17370_067.eps
100807
HDMI Receiver
Sil9125
Trident
WX68
I2S DAC
I2S
HDMI_Audio LR
Audio Processor
Micronas MSP4450P
COMP_AUDIO LR
for DVI audio input
only through Side
AV
Microprocessor
RESET MUX
(Port B)
(Port A)
HDMI 1
Side
HDMI
HDMI 3
HDMI 2
HDMI
switch
Sil9185
(+5V)
(+5V)
(+5V)
(+5V)
(+5V)
HDMI
buffer
Sil9181
HPD
HPD
HPD
HPD
(+5V)
RESET RX BUF
24 to 36 bits
YCbCr 444
DDC Reset
H_17370_068.eps
100807
HDMI
Receiver
Sil9125
Trident WX68
Video
Processor
24 to 36 bits YCbCr 444
HDMI DE
HDMI H and V
HDMI VCLK
Input source
RGB, YCbCr 422
or YCbCr444
H_17370_069.eps
100807
