7.1.3. Interrupt
Fig.5.1 External interrupt image
Note:
- nHALT signal is consistent with the existing PBX and performs
polling by I/O port.
However, when the CPU (IC1) goes to Sleep Mode at HALT, the
CPU (IC1) is enabled for interruption on release nHALT and return
from Sleep Mode.
- The nIRQ[0] interrupt of ASIC (IC2) is set to output and the
interrupt output is to the CPU (IC1) (Mainly, DPRAM
communication interrupts).
- The LOS signal of the T1-IC (IC302) is a level output which goes "H
level" at the line reference lost. Thus, edge interruption is
available at the line reference lost by inputting the inversion signal
of the LOS to the CPU (IC1). The polling operation is also possible
by setting the nIRQ4 terminal of the CPU (IC1) to i/o port.
19
Summary of Contents for KX-TDA0187
Page 5: ...4 NAMES AND LOCATIONS Overview Inside View 5 ...
Page 13: ...5 TROUBLESHOOTING GUIDE 13 ...
Page 14: ...14 ...
Page 15: ...15 ...
Page 16: ...16 ...
Page 27: ...27 ...
Page 29: ...8 IC DATA 8 1 IC1 CPU 29 ...
Page 31: ...31 ...
Page 35: ...DIODES 11 CABINET AND ELECTRICAL PARTS LOCATION 35 ...
Page 36: ...12 ACCESSORIES AND PACKING MATERIALS 36 ...
Page 37: ...37 ...