![OTE VS 2001 Technical Handbook Download Page 61](http://html1.mh-extra.com/html/ote/vs-2001/vs-2001_technical-handbook_1658302061.webp)
VS 2001
Technical Handbook
Accessories
P/N: 779-0373/02
Revision 02
Marconi Proprietary information
Page 33
•
1 bi-directional synchronous serial line and an interrupt input dedicated to
management of the asynchronous serial line integrated on FPGA.
2.3.1.8
ASIC Time Base and PLL
Basically, the two blocks (Asic Time Base and PLL) carry out the following
functions:
•
Generation of Fmck derived from Fref (see Tab. 2.3) coming from the R/T
card;
•
Generation of the timings related to the radio frame;
•
Generation of the timings related to the voice fame;
•
Adaptation of the data serial flows relative to the quantized samples of the
base band signal in downlink between DSP block and R/T card;
•
Adaptation of the data serial flows relative to the quantized samples of the
base band signal in downlink between DSP block and R/T card;
•
Generation of the selections for the microprocessor external RAM;
•
Integration of the microprocessor I/O ports relative to the radio activity control
of the R/T and P.A. cards and of the Base Band card;
•
Integration of the interface for the synchronous serial line relative to control of
EEPROM, SINT and DAC present on the R/T card;
•
Integration of the interface for the synchronous control serial line of the block
RT I/F;
•
Selection of the micro bootstrap mode at reset;
•
Generation of the clock for the time base of the asynchronous serial lines
(baud rates of 38400 and 115200) integrated on the micro;
•
Integration of a two-way full-duplex UART (transmission and reception line)
with restricted set of baud rates. The serial line is controlled by the micro
through data bus, address bus and interrupt and it is available on rear
connector P01;
•
Master Reset input for register blocks and internal counter;
•
Generic output ports usable only for tests.
For the integration of the I/O, UART and peripheral selection functions, the block
interfaces with the microprocessor via an address bus and four selection and
control lines.
Tab. 2.3:
Base Band frequencies
Version
Fref
Fck
Fmck
VS 2001-400
12.8 MHz
98.304 MHz
9.830 MHz
VS 2001-430
12.8 MHz
98.304 MHz
9.830 MHz
VS 2001-470
12.8 MHz
98.304 MHz
9.830 MHz