![background image](http://html1.mh-extra.com/html/onkyo/dt9904s/dt9904s_service-manual_1636884022.webp)
MT1389
PRELIMINARY, SUBJECT TO CHANGE WITHOUT NOTICE
MTK CONFIDENTIAL, NO DISCLOSURE
General Feature List
Super Integration DVD player single chip
High performance analog RF amplifier
Servo controller and data channel processing
MPEG-1/MPEG-2/JPEG video
Dolby AC-3/DTS/DVD-Audio
Unified memory architecture
Versatile video scaling & quality
enhancement
OSD & Sub-picture
2-D graphic engine
Built-in clock generator
Built-in high quality TV encoder
Built-in progressive video processor
Audio effect post-processor
Audio input port
High Performance Analog RF Amplifier
Programmable fc
Dual automatic laser power control
Defect and blank detection
RF level signal generator
Speed Performance on Servo/Channel Decoding
DVD-ROM up to 4XS
CD-ROM up to 24XS
Channel Data Processor
Digital data slicer for small jitter capability
Built-in high performance data PLL for
channel data demodulation
EFM/EFM+ data demodulation
Enhanced channel data frame sync protection
& DVD-ROM sector sync protection
Servo Control and Spindle Motor Control
Programmable frequency error gain and
phase error gain of spindle PLL to control
spindle motor on CLV and CAV mode
Built-in ADCs and DACs for digital servo
control
Provide 2 general PWM
Tray control can be PWM output or digital
output
Embedded Micro controller
Built-in 8032 micro controller
Built-in internal 373 and 8-bit programmable
lower address port
1024-bytes on-chip RAM
Up to 4M bytes FLASH-programming
interface
Supports 5/3.3-Volt. FLASH interface
Supports power-down mode
Supports additional serial port
DVD-ROM/CD-ROM Decoding Logic
High-speed ECC logic capable of correcting
one error per each P-codeword or
Q-codeword
Automatic sector Mode and Form detection
Automatic sector Header verification
Decoder Error Notification Interrupt that
signals various decoder errors
Provide error correction acceleration
Buffer Memory Controller
Supports 16Mb/32Mb/64Mb/128Mb SDRAM
Supports 16-bit SDRAM data bus
Provide the self-refresh mode SDRAM
Block-based sector addressing
Support 3.3 Volt. DRAM Interface
Video Decode
Decodes MPEG1 video and MPEG2 main level,
main profile video (720/480 and 720x576)
Smooth digest view function with I, P and B
picture decoding
Baseline, extended-sequential and
progressive JPEG image decoding
Support CD-G titles
Video/OSD/SPU/HLI Processor
Arbitrary ratio vertical/horizontal scaling of
video, from 0.25X to 256X
65535/256/16/4/2-color bitmap format OSD,
256/16 color RLC format OSD
Automatic scrolling of OSD image
Slide show transition as DVD-Audio
Specification
2-D Graphic Engine
Support decode Text and Bitmap
Support line, rectangle and gradient fill
Support bitblt
Chroma key copy operation
Clip mask
20
Summary of Contents for DT9904S
Page 1: ...SERVICE MANUAL DT9904S...
Page 4: ...3 7 9 2...
Page 12: ...7 MPEG BOARD CHECK WAVEFORM 7 1 27MHz WAVEFORM DIAGRAM 7 2 IC5L0380R PIN 2 WAVEFORM DIAGRAM 10...
Page 29: ...FRONT SCHEMATIC DIAGRAM 27...
Page 31: ...POWER BOARD SCHEMATIC DIAGRAM 29...
Page 33: ...OK SCHEMATIC DIAGRAM 31...
Page 35: ...OUTPUT BOARD SCHEMATIC DIAGRAM 33...
Page 40: ...MIAN SCHEMATIC DIAGRAM 38...
Page 47: ...11 APPENDIX AM FM Tuner Specificadtion 45...
Page 48: ...46...
Page 49: ...47...
Page 50: ...48...
Page 51: ...49...
Page 52: ...50...
Page 53: ...51...
Page 54: ...52...
Page 55: ...53...
Page 56: ...54...
Page 57: ...55...
Page 58: ...56...
Page 59: ...57...
Page 60: ...58...
Page 61: ...59...
Page 62: ...60...
Page 63: ...61...
Page 64: ...62...
Page 65: ...63...
Page 66: ...64...
Page 67: ...65...
Page 68: ...66...
Page 69: ...67...