![background image](http://html1.mh-extra.com/html/onkyo/dt9904s/dt9904s_service-manual_1636884019.webp)
HY57V641620HG
PIN CONFIGURATION
PIN DESCRIPTION
PIN
PIN NAME
DESCRIPTION
CLK
Clock
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
CKE
Clock Enable
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
CS
Chip Select
Enables or disables all inputs except CLK, CKE and DQM
BA0,BA1
Bank Address
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
A0 ~ A11
Address
Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA7
Auto-precharge flag : A10
RAS, CAS, WE
Row Address Strobe,
Column Address Strobe,
Write Enable
RAS, CAS and WE define the operation
Refer function truth table for details
LDQM, UDQM
Data Input/Output Mask
Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15
Data Input/Output
Multiplexed data input / output pin
V
DD
/V
SS
Power Supply/Ground
Power supply for internal circuits and input buffers
V
DDQ
/V
SSQ
Data Output Power/Ground
Power supply for output buffers
NC
No Connection
No connection
V
SS
DQ15
V
SSQ
DQ14
DQ13
V
DDQ
DQ12
DQ11
V
SSQ
DQ10
DQ9
V
DDQ
DQ8
V
SS
NC
UDQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
DD
DQ0
V
DDQ
DQ1
DQ2
V
SSQ
DQ3
DQ4
V
DDQ
DQ5
DQ6
V
SSQ
DQ7
V
DD
LDQM
/WE
/CAS
/RAS
/CS
BA0
BA1
A10/AP
A0
A1
A2
A3
V
DD
54pin TSOP II
400mil x 875mil
0.8mm pin pitch
17
Summary of Contents for DT9904S
Page 1: ...SERVICE MANUAL DT9904S...
Page 4: ...3 7 9 2...
Page 12: ...7 MPEG BOARD CHECK WAVEFORM 7 1 27MHz WAVEFORM DIAGRAM 7 2 IC5L0380R PIN 2 WAVEFORM DIAGRAM 10...
Page 29: ...FRONT SCHEMATIC DIAGRAM 27...
Page 31: ...POWER BOARD SCHEMATIC DIAGRAM 29...
Page 33: ...OK SCHEMATIC DIAGRAM 31...
Page 35: ...OUTPUT BOARD SCHEMATIC DIAGRAM 33...
Page 40: ...MIAN SCHEMATIC DIAGRAM 38...
Page 47: ...11 APPENDIX AM FM Tuner Specificadtion 45...
Page 48: ...46...
Page 49: ...47...
Page 50: ...48...
Page 51: ...49...
Page 52: ...50...
Page 53: ...51...
Page 54: ...52...
Page 55: ...53...
Page 56: ...54...
Page 57: ...55...
Page 58: ...56...
Page 59: ...57...
Page 60: ...58...
Page 61: ...59...
Page 62: ...60...
Page 63: ...61...
Page 64: ...62...
Page 65: ...63...
Page 66: ...64...
Page 67: ...65...
Page 68: ...66...
Page 69: ...67...