background image

NCN5192NGEVB

http://onsemi.com

5

Power Supply and References

Power Supply

The NCN5192NGEVB is designed for a nominal voltage

of 3 V. However, NCN5192 can be operated up to 6 V. For
optimal functioning of the board, the values of several
resistors should be changed for operation at voltages higher
than 3 V (see the sections on reference voltages and bias for
more information).

Figure 4. Supply Voltage and Power on Reset

Current consumption of the module is very limited,

making it ideal to be battery or loop-powered.
Measurements of the power consumption of the module are
listed in Table 1.

The module will use less power when clock signal is

applied externally, as this allows the modem to shut down
the oscillator circuit. As is to be expected, a higher supply
voltage increases current consumption.

The NCN5192 includes an internal voltage supervisor.

This will guarantee correct operation of the digital circuitry
during start-up. All that is required for using this supervisor
is an external resistor divider (R

25

, R

26

). The voltage

supervisor compares the voltage offered by the resistor
divider on the VPOR pin to AREF. The resistor divider
should be dimensioned such that at the desired turn-on point
of the voltage supervisor, the VPOR pin is equal to AREF.
On the evaluation board the resistor divider is dimensioned
to make the POR trip at 2.8 V.

The voltage supervisor will keep the RESETB pin low

until its threshold value is reached, and will then wait an
additional minimum of 35 ms until it releases the RESETB.
This ensures that some time has passed after the supply
voltage reaches the turn-on voltage.

The RESETB en V

DD

 pin signals during startup are

shown in Figure 5. The measured start-up delay is 48 ms.

Figure 5. Power (Light Blue) and RESETB (Dark Blue) Waveform during Startup, Showing 48 ms Startup Delay

www.BDTIC.com/ON/

Summary of Contents for NCN5192NGEVB

Page 1: ...g carrier detect and transmit signal shaping The NCN5192 also includes an internal 16 bit sigma delta modulation DAC for easy implementation of slave devices An SPI bus provides easy communication to...

Page 2: ...modulator and demodulator module communicating with a UART without internal buffer as well as an internal 16 bit sigma delta DAC The NCN5192 requires some external filter components and a 460 8 kHz 92...

Page 3: ...NCN5192NGEVB http onsemi com 3 NCN5192NGEVB DESCRIPTION Schematic Diagram BOM List Figure 2 NCN5192NGEVB Schematic www BDTIC com ON...

Page 4: ...kW 0603 7 R15 R39 0 R 0603 2 R25 560 kW 0603 1 R26 R27 R28 R32 R35 470 kW 0603 5 R29 33 kW 0603 1 R33 680 kW 0603 1 R34 3M3 0603 1 R37 4k7 0603 1 TP5 TP6 TP7 TP8 Do Not Populate DNP 4 U1 ON Semicondu...

Page 5: ...es an internal voltage supervisor This will guarantee correct operation of the digital circuitry during start up All that is required for using this supervisor is an external resistor divider R25 R26...

Page 6: ...e is recommended For NCN5192NGEVB a series regulator is used with an internal reference of 1 25 V The chosen regulator has a very low supply current to optimize power usage Using a series regulator is...

Page 7: ...70 100 mA less However care must be taken that this external signal has the required frequency accuracy 1 Duty cycle of the clock signal is specified between 40 and 60 No errors were observed during...

Page 8: ...e 10 The skew time is measured from the initial falling edge of the start bit to the center of the 11th bit cell This 21 skew by itself is a relatively good result However there is another error sourc...

Page 9: ...used for the implementation of a slave analog transmitter The included DAC has a Sigma Delta topology This means that the output of the DAC is constantly switching between 0 V en DACREF 3 V on the eva...

Page 10: ...larger output range is achieved but at the cost of accuracy In non RTZ mode 16 bit accuracy will be harder to obtain To achieve maximum accuracy of the DAC it is also advised to use a separate low noi...

Page 11: ...is a band pass filter based on a Sallen Key topology allowing only frequencies around the HART signal frequencies to pass through For a more detailed description of the filter see the user manual of A...

Page 12: ...sistor R3 should be placed on the negative input and dimensioned to approach the impedance seen by the positive terminal The amplifier will then determine the current flowing through the loop by chang...

Page 13: ...and range of the ADC A HART Master can have a sense resistor ranging from 230 W to 600 W Increasing the sense resistor will result in higher amplitude HART signal received but will also reduce the vol...

Page 14: ...NCN5192NGEVB http onsemi com 14 Figure 19 Sample Master Implementation www BDTIC com ON...

Page 15: ...surgical implant into the body or other applications intended to support or sustain life or for any other application in which the failure of the SCILLC product could create a situation where persona...

Reviews: