background image

NCN5192NGEVB

http://onsemi.com

2

Table 1. ELECTRICAL CHARACTERISTICS OF THE NCN5192NGEVB BOARD

Symbol

Characteristic

Min

Typ

Max

Units

V

DD

Supply Voltage

2.80

3.00

6.00

V

Current Consumption

I

DD

V

DD

 = 2.80 V, idle

350

m

A

I

DD

V

DD

 = 3.00 V, idle

360

m

A

I

DD

V

DD

 = 6.00 V, idle

490

m

A

I

DD

External Clock, V

DD

 = 3.00 V, idle

290

m

A

I

DD

External Clock, V

DD

 = 2.80 V, idle

240

m

A

Transmitted Frequency

f

M

Mark “1”

1194

Hz

f

S

Space “0”

2204

Hz

Levels

V

TxA

Amplitude Transmit Output

500

mV p-p

V

CD

Carrier Detect Level

110

mV p-p

Reference Voltages

V

AREF

AREF

1.248

V

V

CDREF

CDREF

1.163

V

NCN5192 Description

The NCN5192 modem is a single-chip CMOS modem for

use in HART field instruments and masters. It includes
on-chip oscillator and a modulator and demodulator module
communicating with a UART without internal buffer, as
well as an internal 16 bit sigma delta DAC. The NCN5192
requires some external filter components and a 460.8 kHz,
921.6 kHz, or 1.84 MHz clock source. This clock source can
either be the interface oscillator by using a crystal or ceramic
resonator, or an external clock signal.

When the device is transmitting data, the receive module

is shut down and vice versa to conserve power. With simple
power-saving maneuvers, the IC can be made to operate
with a current consumption of as little as 250

m

A. The same

techniques apply as explained for the A5191HRT in the
Design Note “A5191HRT Design for Low-Power
Environments” (AND9030/D).

Test and Measurement Tools

Listed below are the tools used to acquire the values

presented in this evaluation board.

Oscilloscope: Tektronix DPO4101 1 GHz

Signal Generator: Agilent 33250A

www.BDTIC.com/ON/

Summary of Contents for NCN5192NGEVB

Page 1: ...g carrier detect and transmit signal shaping The NCN5192 also includes an internal 16 bit sigma delta modulation DAC for easy implementation of slave devices An SPI bus provides easy communication to...

Page 2: ...modulator and demodulator module communicating with a UART without internal buffer as well as an internal 16 bit sigma delta DAC The NCN5192 requires some external filter components and a 460 8 kHz 92...

Page 3: ...NCN5192NGEVB http onsemi com 3 NCN5192NGEVB DESCRIPTION Schematic Diagram BOM List Figure 2 NCN5192NGEVB Schematic www BDTIC com ON...

Page 4: ...kW 0603 7 R15 R39 0 R 0603 2 R25 560 kW 0603 1 R26 R27 R28 R32 R35 470 kW 0603 5 R29 33 kW 0603 1 R33 680 kW 0603 1 R34 3M3 0603 1 R37 4k7 0603 1 TP5 TP6 TP7 TP8 Do Not Populate DNP 4 U1 ON Semicondu...

Page 5: ...es an internal voltage supervisor This will guarantee correct operation of the digital circuitry during start up All that is required for using this supervisor is an external resistor divider R25 R26...

Page 6: ...e is recommended For NCN5192NGEVB a series regulator is used with an internal reference of 1 25 V The chosen regulator has a very low supply current to optimize power usage Using a series regulator is...

Page 7: ...70 100 mA less However care must be taken that this external signal has the required frequency accuracy 1 Duty cycle of the clock signal is specified between 40 and 60 No errors were observed during...

Page 8: ...e 10 The skew time is measured from the initial falling edge of the start bit to the center of the 11th bit cell This 21 skew by itself is a relatively good result However there is another error sourc...

Page 9: ...used for the implementation of a slave analog transmitter The included DAC has a Sigma Delta topology This means that the output of the DAC is constantly switching between 0 V en DACREF 3 V on the eva...

Page 10: ...larger output range is achieved but at the cost of accuracy In non RTZ mode 16 bit accuracy will be harder to obtain To achieve maximum accuracy of the DAC it is also advised to use a separate low noi...

Page 11: ...is a band pass filter based on a Sallen Key topology allowing only frequencies around the HART signal frequencies to pass through For a more detailed description of the filter see the user manual of A...

Page 12: ...sistor R3 should be placed on the negative input and dimensioned to approach the impedance seen by the positive terminal The amplifier will then determine the current flowing through the loop by chang...

Page 13: ...and range of the ADC A HART Master can have a sense resistor ranging from 230 W to 600 W Increasing the sense resistor will result in higher amplitude HART signal received but will also reduce the vol...

Page 14: ...NCN5192NGEVB http onsemi com 14 Figure 19 Sample Master Implementation www BDTIC com ON...

Page 15: ...surgical implant into the body or other applications intended to support or sustain life or for any other application in which the failure of the SCILLC product could create a situation where persona...

Reviews: