![Omnivision CameraChip OV9650 Implementation Manual Download Page 43](http://html1.mh-extra.com/html/omnivision/camerachip-ov9650/camerachip-ov9650_implementation-manual_740719043.webp)
SCCB Interface
Version 1.1, December 7, 2004
Proprietary to OmniVision Technologies
43
O
mni
ision
08
RAVE
00
RW
V/R Average Level
Automatically updated based on chip output format
09
COM2
01
RW
Common Control 2
Bit[7:5]: Reserved
Bit[4]:
Soft sleep mode
Bit[3:2]: Reserved
Bit[1:0]: Output drive capability
00: 1x
01: 2x
10: 3x
11: 4x
0A
PID
96
R
Product ID Number MSB (Read only)
0B
VER
52
R
Product ID Number LSB (Read only)
0C
COM3
00
RW
Common Control 3
Bit[7]:
Reserved
Bit[6]:
Output data MSB and LSB swap
Bit[5:4]: Reserved
Bit[3]:
Pin selection
1:
Change RESET pin to EXPST_B (frame exposure
mode timing) and change PWDN pin to FREX (frame
exposure enable)
Bit[2]:
VarioPixel for VGA, CIF, QVGA, QCIF, QQVGA, and QQCIF
Bit[1]:
Reserved
Bit[0]:
Single frame output (used for Frame Exposure mode only)
0D
COM4
00
RW
Common Control 4
Bit[7]:
VarioPixel for QVGA, QCIF, QQVGA, and QQCIF
Bit[6:3]: Reserved
Bit[2]:
Tri-state option for output clock at power-down period
0:
Tri-state at this period
1:
No tri-state at this period
Bit[1]:
Tri-state option for output data at power-down period
0:
Tri-state at this period
1:
No tri-state at this period
Bit[0]:
Reserved
0E
COM5
01
RW
Common Control 5
Bit[7]:
System clock selection. If the system clock is 48 MHz, this
bit should be set to high to get 15 fps for YUV or RGB
Bit[6:5]: Reserved
Bit[4]:
Slam mode enable
0:
Master mode
1:
Slam mode (used for slave mode)
Bit[3:0]: Reserved
Table 10-2. Device Control Register List (Continued)
Address
(Hex)
Register
Name
Default
(Hex)
R/W
Description