![Oki MSM85C154HVS User Manual Download Page 75](http://html1.mh-extra.com/html/oki/msm85c154hvs/msm85c154hvs_user-manual_3635106075.webp)
MSM80C154S/83C154S/85C154HVS
68
4.4.2.2 Power control register (PCON)
PCON
87H
SMOD
HPD
RPD
—
GF1
GF0
PD
IDL
Name
Address
MSB
LSB
7
6
5
4
3
2
1
0
Bit location
Flag
Function
PCON.0
PCON.1
PCON.2
PCON.3
PCON.4
PCON.5
PCON.6
PCON.7
IDL
PD
GF0
GF1
—
RPD
HPD
SMOD
IDLE mode set when this bit is set to "1". CPU operations are
stopped when IDLE mode is set, but XTAL1·2, timer/counters 0, 1,
and 2, the interrupt circuits, and serial port remain active. IDLE
mode is cancelled when the CPU is reset or when an interrupt is
generated.
PD mode set when this bit is set to "1". CPU operations and
XTAL1·2 are stopped when PD mode is set. PD mode is cancelled
when the CPU is reset or when an interrupt is generated.
User flag. Testing this flag when IDLE mode is cancelled by an
interrupt shows whether the interrupt is a normal interrupt or an
IDLE mode release interrupt.
User flag. Testing this flag when PD mode is cancelled by an
interrupt shows whether the interrupt is a normal interrupt or a PD
mode release interrupt.
Reserved bit. The output data is "1" if the bit is read.
Bit used to specify cancellation of CPU power down mode (IDLE
or PD) by interrupt signal.
Power down mode cannot be cancelled by interrupt signal if
interrupt is not enabled by IE (interrupt enable register) when this
bit is "0".
If the interrupt flag is set to "1" by an interrupt request signal when
this bit is "1" (even if interrupt is disabled), the program is executed
from the next address of the power down mode setting instruction.
The flag is reset to "0" by software.
The hard power down setting mode is enabled when this bit is set
to "1".
If the level of the power failure detect signal applied to the HPDI
pin (pin 3.5) is changed from "1" to "0" when this bit is "1",
XTAL1·2 oscillation is stopped and the system is put into hard
power down mode.
When the serial port is used in mode 1, 2 or 3, this bit has the
following functions. The serial port operation clock is reduced by
1/2 when the bit is "0" for delayed processing. And when the bit is
"1", the serial port operation clock is normal for faster processing.
Summary of Contents for MSM85C154HVS
Page 1: ...MSM80C154S MSM83C154S MSM85C154HVS USER S MANUAL...
Page 8: ...1 INTRODUCTION...
Page 9: ...MSM80C154S 83C154S 85C154HVS 2...
Page 15: ...MSM80C154S 83C154S 85C154HVS 8...
Page 16: ...2 SYSTEM CONFIGURATION...
Page 17: ...MSM80C154S 83C154S 85C154HVS 10...
Page 48: ...3 CONTROL...
Page 49: ...MSM80C154S 83C154S 85C154HVS 42...
Page 60: ...4 INTERNAL SPECIFICATIONS...
Page 61: ...MSM80C154S 83C154S 85C154HVS 54...
Page 197: ...MSM80C154S 83C154S 85C154HVS 190 5 INPUT OUTPUT PORTS...
Page 198: ...INPUT OUTPUT PORTS 191...
Page 220: ...INPUT OUTPUT PORTS 213...
Page 221: ...MSM80C154 83C154 85C154 214 6 ELECTRICAL CHARACTERISTICS...
Page 222: ...ELECTRICAL CHARACTERISTICS 215...
Page 236: ...7 DESCRIPTION OF INSTRUCTIONS...
Page 237: ...MSM80C154S 83C154S 85C154HVS 230...