
Specifications
MIMXRT1050 EVK Board Hardware User’s Guide, User's Guide, Rev. 2, 03/2018
NXP Semiconductors
11
2.6. Hyper Flash
On the MIMXRT1050 EVK Board, there is one 512Mbit Hyper Flash device. If the developer wants to
boot from the Hyper Flash, the boot device switch (SW7) settings should be: OFF. ON, ON, OFF, as
shown in Table3.
2.7. QSPI Flash
A 64Mbit QSPI Flash is used on the MIMXRT1050 EVK Board. If the developer wants to boot from the
QSPI Flash, the boot device switch(SW7) settings should be: OFF, OFF, ON, OFF, as shown in Table3.
By default, this QSPI Flash is disabled on the EVK. To enable the onboard QSPI Flash, the settings need
to be changed.
2.7.1. EVKA Settings
Step1:
The onboard HyperFlash should be removed, otherwise it will impact the QSPI Flash read and write
timing.
Step2:
Weld 0 Ω resistor to the pad from R153 to R158.
2.7.2. EVKB Settings
For EVKB board, the onboard HyperFlash doesn’t need to remove.
Step1:
Removed resistors: R356, R361 - R366.
Step2:
Weld 0Ωresistors: R153 - R158.
2.8. Ethernet Connector
There is one Ethernet Mac controller in the MIMXRT1050 processor. The Ethernet subsystem of the
MIMXRT1050 EVK Board is provided by the KSZ8081RNB 10/100M Ethernet Transceiver (U16) and
a RJ45 (J19) with integrated Magnetic.
2.9. USB PHY Connector
The MIMXRT1050 contains 2 integrated USB 2.0 PHYs capable of connecting to USB host/device
systems at the USB low-speed (LS) rate of 1.5 Mbits/s, full-speed (FS) rate of 12 Mbits/s or at the USB
2.0 high-speed (HS) rate of 480 Mbits/s.