7-16
2.6.4 H/V-sync processing
H/V Polarity Detection
The Polarity functions detect the input HSYNC/VSYNC high and low pulse duty pluse. If the high pluse
duration is longer than that of the low pluse, the negative polarity is asserted; otherwise, positive polarity is
asserted. The HPLchg interrupt is set when the Hpol value changes. The VPLchg interrupt is set when the
Vpol value changes.
Output HBLANK/VBLANK Control and Polarity Adjustment
The HBLANK is the mux output of HSYNC and self-test horizontal pattern. The VBLANK is the mux output
of VSYNC, CVSYNC and the self-test vertical pattern. The mux selection and output polarity are S/W
controllable. The VBLANK output is cut off when VSYNC frequency is over 200Hz or 133Hz depends on
8MHz/12MHz OSC selection. The HBLANK/VBLANK shares the output pin with P4.1/P4.0
VSYNC interrupt
MTV112MN32 checks the VSYNC input pluse and generates an interrupt at its leading edge. The
VSYNC1 flag is set each time MTV112MN32 detects a VSYNC pluse.
H/V SYNC Processor Block Diagram
Summary of Contents for LCD1920NX BK - MultiSync - 19" LCD Monitor
Page 4: ...1 1 USER S MANUAL 1 A Version MultiSync LCD1920NX TM ...
Page 49: ...3 6 SYMBOL CODE DESCRIPTION 15 79PZ0004 LCD MODULE 19 0 TFT FLC4 15 ...
Page 100: ...7 9 2 4 3 Circuit diagram ...
Page 172: ...MODEL LCD1920NX LCD MAIN BD 1 7 SCHEMATIC DIAGRAM 10 1 Schematic Diagram ...
Page 173: ...MODEL LCD1920NX LCD MAIN BD 2 7 SCHEMATIC DIAGRAM 10 2 ...
Page 174: ...MODEL LCD1920NX LCD MAIN BD 3 7 SCHEMATIC DIAGRAM 10 3 ...
Page 175: ...MODEL LCD1920NX LCD MAIN BD 4 7 SCHEMATIC DIAGRAM 10 4 ...
Page 176: ...MODEL LCD1920NX LCD MAIN BD 5 7 SCHEMATIC DIAGRAM 10 5 ...
Page 177: ...MODEL LCD1920NX LCD MAIN BD 6 7 SCHEMATIC DIAGRAM 10 6 ...
Page 178: ...MODEL LCD1920NX LCD MAIN BD 7 7 SCHEMATIC DIAGRAM 10 7 ...