![background image](http://html1.mh-extra.com/html/national-semiconductor/dp83816avng/dp83816avng_manual_710451069.webp)
68
www.national.com
4.0 Register Set
(Continued)
DP83816
4.3.3 PHY Identifier Register #1
The PHY Identifier Registers #1 and #2 together form a unique identifier for the PHY section of this device. The Identifier
consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model
revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY
Identifier is intended to support network management. National Semiconductor's IEEE assigned OUI is 080017h.
4.3.4 PHY Identifier Register #2
4.3.5 Auto-Negotiation Advertisement Register
This register contains the advertised abilities of this device as they will be transmitted to its link partner during Auto-
Negotiation.
Tag:
PHYIDR1
Size:
16 bits
Hard Reset:
2000h
Offset:
0088h
Access:
Read Only
Bit
Bit Name
Description
15:0
OUI_MSB
OUI Most Significant Bits
: Default: <0010 0000 0000 0000>
Bits 3 to 18 of the OUI (080017h) are stored in bits 15 to 0 of this register. The most significant two bits of
the OUI are ignored (the IEEE standard refers to these as bits 1 and 2).
Tag:
PHYIDR2
Size:
16 bits
Hard Reset:
5C21h
Offset:
008Ch
Access:
Read Only
Bit
Bit Name
Description
15:10
OUI_LSB
OUI Least Significant Bits:
Default: <01 0111>
Bits 19 to 24 of the OUI (080017h) are mapped to bits 15 to 10 of this register respectively.
9:4
VNDR_MDL
Vendor Model Number:
Default: <00 0010>
The six bits of vendor model number are mapped to bits 9 to 4 (most significant bit to bit 9).
3:0
MDL_REV
Model Revision Number:
Default: <0001>
Four bits of the vendor model revision number are mapped to bits 3 to 0 (most significant bit to bit 3). This
field will be incremented for all major device changes.
Tag:
ANAR
Size:
16 bits
Hard Reset:
05E1h
Offset:
0090h
Access:
Read Write
Bit
Bit Name
Description
15
NP
Next Page Indication:
Default: 0
0 = Next Page Transfer not desired
1 = Next Page Transfer desired
14
Reserved
Reserved by IEEE:
Writes ignored, Read as 0
13
RF
Remote Fault:
Default: 0
1 = Advertises that this device has detected a Remote Fault
0 = No Remote Fault detected
12:11
Reserved
Reserved for Future IEEE use:
Write as 0, Read as 0
10
PAUSE
PAUSE:
Default: dependent on the setting of the PAUSE_ADV in the CFG register
1 = Advertise that the DTE (MAC) has implemented both the optional MAC control sublayer and the pause
function as specified in clause 31 and annex 31B of 802.3u.
0 = No MAC based full duplex flow control
Summary of Contents for DP83816AVNG
Page 106: ...105 www national com DP83816 Notes...