National Semiconductor ADC08200, Instruction Manual

Page: 10 / 16

7
.0
H
a
rd
w
a
re
S
c
h
e
m
a
tic
Figure 2a. ADC 08200 Evaluation Board Schematic
ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
ADC6
ADC7
C17
1uF
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
1
0
D
1
1
D
1
2
D
1
3
D
1
4
L2
CHOKE
5
6
7
4
2
3
1
8
+
-
+5V
-5.2V
U5
LM358N
+3VCC
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
A
AGND
V
RT
V
A
AGND
V
I N
VIN GND
AGND
V
RM
V
RB
AGND
V
A
CLK
PD
D0
D1
D2
D3
DR VD
DR GND
D4
D5
D6
D7
U3
ADC08200
+3VCC
+3VCC
R35
8 X 47
+3VCC
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
ADCCLK
U8
CY7C4281 or
IDT72251L10J
+5V
D7
D6
D5
RD1
RD0
RD0
RD1
RD2
RD3
RD4
RD5
RD6
RD7
R
D
7
R
D
6
R
D
5
R
D
4
R
D
3
R
D
2
D
4
D
3
D
2
D
1
D
0
U10
CY7C4281 or
IDT72251L10J
D7
D6
D5
RD1
RD0
J4
Power
Connector
+5V
GND
+5V
-5.2V
1
2
3
4
U7
LM317T
4
2
5
1
IN
ON/OFF
OUT
ADJ
3
D1
1N4001
D4
1N4001
D2
1N4001
L4
CHOKE
L3
CHOKE
C26
33uF
6.3V
+3VCC
+5VA
+5V
-5.2V
C31
47uF
6.3V
C21
100uF
6.3V
C19
33uF
6.3V
R47
240,
1%
R46
330,
1%
U9B
74AC74SC
7 1
2
3
5
6
D
CLK
Q
_
Q
PR
CL GND
Vcc
14 4
+5V
3
2
1
JP7
DIVEN
7 13
12
11
9
8
D
CLK
Q
_
Q
PR
CL GND
Vcc
14 10
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
+5V
U9A
74AC74SC
+5V
+5VA -5.2V
R48
8 x 1k
R49
8 x 47
R40
220
R45
47
RV1
1k
VRT
RV2
1k
VRB
-
+
+3VCC
3
2
1
JP8
NUMEM
C29
1uF
R37
4.7k
R53
130
R38
47
C18
4.7uF
C27
4.7uF
R43
47
R54
47
C24
1uF
R42
47
C23
1uF
TP2
VRFT
C16
1uF
C15
1uF
R30
[not used]
R33
[not used]
C12
[not used]
R34
0
R36
[not used]
TP1
INPUT
R32
100
C14
1uF
R31
100
C11
10pF
1MEM
JP6
DELAY1
C32
1uF
+5V
C34
1uF
JP5
DELAY0
C13
1uF
J1
96-Pin Female
Q
4
Q
3
Q
2
Q
1
Q
0
F
F
E
F
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
2
0
1
9
1
8
1
7
1
6
1
5
1
4
D1
D0
PAF
PAE
GND
REN1
RCLK
REN2
OE
RS
WEN1
WCLK
WEN2/LD
VCC
Q8
Q7
Q6
Q5
3
0
3
1 1 2 3 4
D
8
D
7
D
6
D
5
D
4
D
3
D
2
Q
4
Q
3
Q
2
Q
1
Q
0
F
F
E
F
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
2
0
1
9
1
8
1
7
1
6
1
5
1
4
D1
D0
PAF
PAE
GND
REN1
RCLK
REN2
OE
RS
WEN1
WCLK
WEN2/LD
VCC
Q8
Q7
Q6
Q5
3
0
3
1 1 2 3 4
D
8
D
7
D
6
D
5
D
4
D
3
D
2
R
D
7
R
D
6
R
D
5
R
D
4
R
D
3
R
D
2
A
1
B
1
C
1
A
2
B
2
C
2
A
3
B
3
C
3
A
4
B
4
C
4
A
5
B
5
C
5
A
6
B
6
C
6
A
7
B
7
C
7
A
8
B
8
C
8
A
9
B
9
C
9
A
1
0
B
1
0
C
1
0
A
1
1
B
1
1
C
1
1
A
1
2
B
1
2
C
1
2
A
1
3
B
1
3
C
1
3
A
1
4
B
1
4
C
1
4
A
1
5
B
1
5
C
1
5
A
1
6
B
1
6
C
1
6
A
1
7
B
1
7
C
1
7
A
1
8
B
1
8
C
1
8
A
1
9
B
1
9
C
1
9
A
2
0
B
2
0
C
2
0
A
2
1
B
2
1
C
2
1
A
2
2
B
2
2
C
2
2
A
2
3
B
2
3
C
2
3
A
2
4
B
2
4
C
2
4
A
2
5
B
2
5
C
2
5
A
2
6
B
2
6
C
2
6
A
2
7
B
2
7
C
2
7
A
2
8
B
2
8
C
2
8
A
2
9
B
2
9
C
2
9
A
3
0
B
3
0
C
3
0
A
3
1
B
3
1
C
3
1
A
3
2
B
3
2
C
3
2
TP3
VRFB
L1
CHOKE
TP6
AGND
C20
1uF
J3
INPUT
R39
4.7k
C22
1uF
C28
1uF
+5V
+5V
TP7
+3VCC
D
4
D
3
D
2
D
1
D
0
R41
4.7k
R44
4.7k
C30
1uF
R52
100
C36
10pF
2MEM
MCREST
R56
47
D[0..7]
D[0..7]
100MHz 100MHz
C25
1uF
D3
LM4040BIZ-2.5
R50
100
C33
10pF
R51
100
C35
10pF
TP6
GND
R55
47
R33A
100
R33B
100
New Values:
R34 was 47 now 0
R36 was 75 now not used
R30 was 110 now not used
R33 was 91 now not used
C12 was 1uF now not used
R33A and R33B added
between VRFT and VRFB
2MEM
1MEM
R57
10k
+3VCC
JP9
PD
1
0
h
ttp
://
w
w
w
.n
at
io
n
al
.c
o
m