DESIGN CONSIDERATIONS
MultiConnect
®
PCIe MTPCIE-H5/MTPCIE-BW Developer Guide
17
Note:
Even if the recommended design considerations are followed, there are no guarantees that a particular
system complies with all the necessary regulatory requirements. Make sure a qualified and recognized agency
evaluates specific designs. .
*DAA stands for Data Access Arrangement. DAA is the device's telephone line interface.
Electromagnetic Interference
The following guidelines are offered specifically to help minimize EMI generation. Some of these guidelines are the
same as, or similar to, the general guidelines. To minimize the contribution of device-based design to EMI, you
must understand the major sources of EMI and how to reduce them to acceptable levels.
Keep traces carrying high frequency signals as short as possible.
Provide a good ground plane or grid. In some cases, a multilayer board may be required with full layers for
ground and power distribution.
Decouple power from ground with decoupling capacitors as close to the device's power pins as possible.
Eliminate ground loops, which are unexpected current return paths to the power source and ground.
Decouple the power cord at the power cord interface with decoupling capacitors. Methods to decouple
power lines are similar to decoupling telephone lines.
Locate high frequency circuits in a separate area to minimize capacitive coupling to other circuits.
Locate cables and connectors to avoid coupling from high frequency circuits.
Lay out the highest frequency signal traces next to the ground grid.
If using a multilayer board design, make no cuts in the ground or power planes and be sure the ground
plane covers all traces.
Minimize the number of through-hole connections on traces carrying high frequency signals.
Avoid right angle turns on high frequency traces. Forty-five degree corners are good; however, radius turns
are better.
On 2-layer boards with no ground grid, provide a shadow ground trace on the opposite side of the board to
traces carrying high frequency signals. This will be effective as a high frequency ground return if it is three
times the width of the signal traces.
Distribute high frequency signals continuously on a single trace rather than several traces radiating from
one point.
Electrostatic Discharge Control
Handle all electronic devices with precautions to avoid damage due to the static charge accumulation.
See the ANSI/ESD Association Standard (ANSI/ESD S20.20-1999) – a document “for the Development of an
Electrostatic Discharge Control for Protection of Electrical and Electronic Parts, Assemblies and Equipment.” This
document covers ESD Control Program Administrative Requirements, ESD Training, ESD Control Program Plan
Technical Requirements (grounding/bonding systems, personnel grooming, protected areas, packaging, marking,
equipment, and handling), and Sensitivity Testing.
MultiTech strives to follow these recommendations. Input protection circuitry is incorporated in MultiTech devices
to minimize the effect of static buildup. Take precautions to avoid exposure to electrostatic discharge during
handling.
Summary of Contents for MultiConnect MTPCIE-BW
Page 1: ...MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide...
Page 20: ...DEVELOPER BOARD AND SCHEMATICS 20 MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide...
Page 22: ...DEVELOPER BOARD AND SCHEMATICS 22 MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide Bottom...
Page 25: ...DEVELOPER BOARD AND SCHEMATICS MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide 25...
Page 26: ...DEVELOPER BOARD AND SCHEMATICS 26 MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide...
Page 27: ...DEVELOPER BOARD AND SCHEMATICS MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide 27...
Page 28: ...DEVELOPER BOARD AND SCHEMATICS 28 MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide...
Page 29: ...DEVELOPER BOARD AND SCHEMATICS MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide 29...
Page 30: ...DEVELOPER BOARD AND SCHEMATICS 30 MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide...
Page 31: ...DEVELOPER BOARD AND SCHEMATICS MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide 31...
Page 32: ...DEVELOPER BOARD AND SCHEMATICS 32 MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide...
Page 51: ...MECHANICAL DRAWING MultiConnect PCIe MTPCIE H5 MTPCIE BW Developer Guide 51 MTPCIE BW...