8224 N/B Maintenance
8224 N/B Maintenance
15
•
APIC and MSI interrupt messaging support. Will send Intel-defined “End Of Interrupt” broadcast message
when initiated by the CPU
•
Support for Isochronous non-snooped traffic through a dedicated Virtual Channel
•
Downstream Lock Cycles(including Split Locks)
•
Automatic clock extraction and phase correction at the receiver
Internal Graphics
•
Intel Gen 3.5 Integrated Graphics Engine
•
250 MHz core rendor clock at 1.05V core voltage
•
Supports TV-Out, LVDS, CRT and SDVO
•
Intel Dual Frequency Graphics Technology
•
Intel Dynamic Video Memory Technology (DVMT 3.0)
•
Intel Smart 2D Display Technology
•
Intel Display Power Saving Technology 2.0
•
Video Capture via x1 concurrent PCIE port
•
Higher Performance MPEG-2 Decoding
•
Hardware Acceleration for VLD / iDCT
•
4x pixel rate HWMC
MiTac Secret
Confidential Document
Summary of Contents for 8224
Page 164: ...M iTacSecret ConfidentialDocum ent...
Page 165: ...M iTacSecret ConfidentialDocum ent...
