LMS7002M Quick Starter Manual for EVB7 kit
43 |
P a g e
Version: 2.2
Last modified: 29/09/2014
Board Setup (Si5351C and ADF4002)
7.4
These tabs control two other devices on the EVB7 board.
The ADF4002 is a PLL to lock an external reference (usually 10MHz on X18 or X52) with the
on board TXCO (usually 30.72MHz or 52.00MHz). This 30.72MHz reference is supplied to the
LMS7002M synthesizers. This is normally used to synchronize the measurement equipment with
the EVB7 board remove very minor frequency differences typically a few kHz. To synchronize
board:
Press ‘Synchronize’ button to program the ADF4002, if all is correct the green PLL
locked LED (LD2) on the interface board should illuminate. LD2 is located in the upper
left hand corner of the interface board.
Make sure that the Fvco value corresponds to the frequency of TCXO.
The Si5351C is a dual PLL for frequency conversion in the 10-100MHz range. It can be used to
provide programmable clock signals to external hardware through the external digital interfaces
and also to the LMS7002M RX and TX PLL Clocks. This allows the clock rates to be
independent of the TXCO frequency. The tab is shown in
Figure 28 GUI Board Setup tab
By default, the EVB7 is configured to supply LMS7002M RX and TX PLL reference clock pins
directly from TCXO. With a simple board modification TX and RX PLL clocks can be supplied
directly from the Si5351C clock generator.
Using this feature:
