- 75 -
Copyright © 2009 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
3. Technical Brief
3.14.2 VGA Camera Interface
Figure. Schematic of VGA Camera Module and I/F
The VGA Camera module is mounted to Sub board. Its interface is dedicated camera interface
port in MSM7200A. The camera port supply 24MHz master clock to camera module and receive
19.2MHz pixel clock (max.30fps@VGA), vertical sync signal, horizontal sync signal, reset signal
and 8bits data from camera module. The camera module is controlled by I2C port from
MSM7200A.
D
M
0
0
0
9
M
C
T
1
0
9
9
1
0
0
Y
C
V
S
1
0
6
U
F1
3
E
4
E
2
E
5
A
4
C
4
A
4
D
6
D
3
C
5
C
2
C
3
D
1
C
6
C
4
B
5
B
2
B
1
B
3
B
2
D
5
E
1
D
6
B
3
A
2
A
D
D
V
O
I
K
L
C
D
D
D
V
D
C
N
Y
S
H
D
D
V
A
C
N
Y
S
V
0
A
T
A
D
1
A
T
A
D
2
A
T
A
D
K
L
C
T
X
E
3
A
T
A
D
N
W
D
R
W
P
4
A
T
A
D
T
E
S
E
R
5
A
T
A
D
A
D
S
6
A
T
A
D
L
C
S
7
A
T
A
D
1
D
N
G
2
D
N
G
1
_
5
1
D
D
V
3
D
N
G
2
_
5
1
D
D
V
4
D
N
G
PG
N
D
V
8
.
2
_
D
D
V
A
_
A
G
V
V
8
.
1
_
D
D
V
D
_
A
G
V
V
8
.
2
_
D
D
V
O
I
_
A
G
V
n
0
0
1
2
0
6
C
n
0
0
1
3
0
6
C
n
0
0
1
4
0
6
C
n
0
0
1
5
0
6
C
C
8
.
6
B
S
R
P
5
0
6
D
A
D
S
_
C
2
I
_
M
A
C
L
C
S
_
C
2
I
_
M
A
C
N
_
T
E
S
E
R
_
A
G
V
F
F
O
_
O
I
_
A
G
V
K
L
C
P
_
M
A
C
]
2
[
A
T
A
D
_
M
A
C
]
0
[
A
T
A
D
_
M
A
C
]
7
[
A
T
A
D
_
M
A
C
]
1
[
A
T
A
D
_
M
A
C
]
6
[
A
T
A
D
_
M
A
C
]
5
[
A
T
A
D
_
M
A
C
]
4
[
A
T
A
D
_
M
A
C
]
3
[
A
T
A
D
_
M
A
C
C
N
Y
S
H
_
M
A
C
C
N
Y
S
V
_
M
A
C
K
L
C
M
_
M
A
C
A
R
E
M
A
C
A
G
V
R
0
0
1
5
1
0
Q
3
0
S
8
1
C
R
V
E
1
0
7
3
1
0
0
Y
E
F
S
1
0
6
L
F
4
6
3
7
2
8
1
9
1
A
_
T
U
O
N
I
1
B
_
T
U
O
N
I
2
A
_
T
U
O
N
I
2
B
_
T
U
O
N
I
3
A
_
T
U
O
N
I
3
B
_
T
U
O
N
I
4
A
_
T
U
O
N
I
4
B
_
T
U
O
N
I
G1
5
G2
10
R
0
0
1
5
1
0
Q
3
0
S
8
1
C
R
V
E
1
0
7
3
1
0
0
Y
E
F
S
2
0
6
L
F
10
5
4
6
3
7
2
8
1
9
1
A
_
T
U
O
N
I
1
B
_
T
U
O
N
I
2
A
_
T
U
O
N
I
2
B
_
T
U
O
N
I
3
A
_
T
U
O
N
I
3
B
_
T
U
O
N
I
4
A
_
T
U
O
N
I
4
B
_
T
U
O
N
I
G1
G2
R
0
0
1
5
1
0
Q
3
0
S
8
1
C
R
V
E
1
0
7
3
1
0
0
Y
E
F
S
3
0
6
L
F
10
5
4
6
3
7
2
8
1
9
1
A
_
T
U
O
N
I
1
B
_
T
U
O
N
I
2
A
_
T
U
O
N
I
2
B
_
T
U
O
N
I
3
A
_
T
U
O
N
I
3
B
_
T
U
O
N
I
4
A
_
T
U
O
N
I
4
B
_
T
U
O
N
I
G1
G2
]
0
[
A
T
A
D
_
M
A
C
_
T
L
F
]
1
[
A
T
A
D
_
M
A
C
_
T
L
F
]
2
[
A
T
A
D
_
M
A
C
_
T
L
F
]
3
[
A
T
A
D
_
M
A
C
_
T
L
F
]
4
[
A
T
A
D
_
M
A
C
_
T
L
F
]
5
[
A
T
A
D
_
M
A
C
_
T
L
F
]
6
[
A
T
A
D
_
M
A
C
_
T
L
F
]
7
[
A
T
A
D
_
M
A
C
_
T
L
F
K
L
C
P
_
M
A
C
_
T
L
F
C
N
Y
S
H
_
M
A
C
_
T
L
F
C
N
Y
S
V
_
M
A
C
_
T
L
F
K
L
C
P
_
M
A
C
]
2
[
A
T
A
D
_
M
A
C
]
0
[
A
T
A
D
_
M
A
C
]
7
[
A
T
A
D
_
M
A
C
]
1
[
A
T
A
D
_
M
A
C
]
6
[
A
T
A
D
_
M
A
C
]
5
[
A
T
A
D
_
M
A
C
]
4
[
A
T
A
D
_
M
A
C
]
3
[
A
T
A
D
_
M
A
C
C
N
Y
S
H
_
M
A
C
C
N
Y
S
V
_
M
A
C
R
E
T
L
I
F
A
R
E
M
A
C