MachXO3-9400 Development Board
Evaluation Board User Guide
© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
www.latticesemi.com/legal
. All other brand or product names are
trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02004-1.0
29
7.5.
General Purpose DDR Outputs
Graphics Double Data Rate (GDDR) signals are wired to the test pads for signal validation.
Table 7.5. GDDR Test Points
Signal Name
MachXO3 Ball Location
Test Point
GDDR_DQ0
R22
TP93
GDDR_DQ1
R21
TP94
GDDR_DQ2
T22
TP95
GDDR_DQ3
T21
TP96
GDDR_DQ4
Y22
TP97
GDDR_DQ5
W21
TP98
GDDR_DQ6
AA22
TP99
GDDR_DQ7
Y21
TP100
GDDR_DQS
N22
TP101
GDDR_DQSN
P21
TP102