MachXO3-9400 Development Board
Evaluation Board User Guide
© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
www.latticesemi.com/legal
. All other brand or product names are
trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02004-1.0
27
7.2.
General Purpose Push Buttons
The MachXO3-9400 Development Board provides four push button switches – SW2, SW3, SW4 and SW5 for demos and
user applications. Pressing these buttons drives a logic level “0” to the corresponding I/O pins.
Table 7.2. Push Button Switch Signals
Signal Name
MachXO3 Ball Location
Push Button Reference
Logic Level at Button Pressed
PB1
D3
SW2
0
PB2
D4
SW3
0
PB3
F6
SW4
0
PB4
G7
SW5
0
SW2, SW3 and SW4 are designed for general purpose applications and SW5 is designed with additional jumper JP5 as
shown in
Figure 7.3
. SW5 can be used as PROGRMN push button when JP5 is set to trigger the configuration process
without power cycle. For detailed information on PROGRAMN, refer to TN1279,
MachXO3 Programming and
Configuration Usage Guide
.
Figure 7.3. Push Button SW5 Circuit Design
7.3.
General Purpose LEDs
The MachXO3-9400 Development Board provides eight red LEDs that are connected to IOs within Bank 5. The LEDs are
lighted when the output is driven LOW.
Table 7.3
lists the red LEDs and their associated pins.
Table 7.3. LED Signals
Red LEDs
Signal Name
MachXO3 Ball Location
Logic Level to Light
D1
XLED0
D1
0
D2
XLED1
E2
0
D3
XLED2
E3
0
D4
XLED3
F4
0
D5
XLED4
E1
0
D6
XLED5
F1
0
D7
XLED6
G3
0
D8
XLED7
G4
0
Caution:
The MachXO3-9400 Development Board contains ESD-sensitive components. ESD safe
practices should be followed while handling and using the development board.
PB4
VCCIO5
R150
4.7K
SW5
PB4
C100
0.1uF
JP5
JUMPER
1
2
PROGRAMN
[4]