REL0.1
Page 20 of 52
Snapdragon 820 SMARC SOM Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
2.7.1
Gigabit Ethernet
The Snapdragon 820 SMARC SOM supports
Gigabit Ethernet using on SOM PCIe to Gigabit Ethernet Bridge “
AR8151
”
from Atheros, Qualcomm. The AR8151-B is an ultra-high performance, ultra-low cost, and ultra-low power fully
integrated 10/100/1000Mbps NIC/LOM Ethernet controller. The AR8151-B is compliant with IEEE 802.3u specification
for 10/100 Mbps Ethernet and IEEE 802.3ab specification for 1000 Mbps Ethernet. The AR8151-B device combines
pulse shaping, Tx/Rx PCS, echo canceller, NEXT canceller, equalizer, decoder, and timing recovery functions to deliver
robust signal performance in noisy environments. The AR8151-B GbE controller supports checksum offload features
for IP, TCP, and UDP, lowering CPU utilization and optimizing network performance. The Output of PCIe to Gigabit
Ethernet Bridge is connected to GBE0 Port of SMARC edge connector.
For more details on SMARC Edge GBE0 pinouts, refer SAMRC Edge connector pins P19, P20, P21, P22, P23, P24, P25,
P26, P27, P28, P29 & P30 on Table 6.
2.7.2
SD Interface
The Snapdragon 820 SMARC SOM supports 4bit SD interface over SMARC PCB Edge connector. which can be used to
connect SD card as Mass storage or optional boot device. SDC2 controller of the APQ8096 CPU.is used to support
SMARC SD interface. SDC2 supports maximum of 208 Mbit/s per line and it operates both in 3.3V and 1.8V IO level.
For more details on SMARC Edge SD pinouts, refer SAMRC Edge connector pins P33, P34, P35, P36, P37, P39, P40, P41
& P42 on Table 6.
2.7.3
Audio Interface
There are two I2S interface types supported by the APQ8096. Legacy I2S interfaces for primary and secondary
microphones and speakers. Second one is multiple I2S (MI2S) interface for microphone and speaker functions,
including 7.1 audio for HDMI. The Snapdragon 820 SMARC SOM supports I2S0 and I2S1 channels of SMARC Edge
connector from CPU’s MI2S_2 and MI2S_3 channels
respectively.
For more details on SMARC Edge SD pinouts, refer SAMRC Edge connector pins S38, S39, S40, S41, S42, S50, S51, S52
& S53 on Table 6.
2.7.4
SPI Interface
The APQ8096 supports SPI as a master only with maximum clock speed of 50MHz. The Snapdragon 820 SMARC SOM
supports SPI0 and ESPI channels from the SMARC Edge connector with BLSP1_SPI and BLSP1_SPI respectively.
For more details on SMARC Edge SPI pinouts, refer SAMRC Edge connector pins P43, P44, P45, P46, P31, P54, P55, P56,
P57 & P58 on Table 6.
