REL 1.2
Page 15 of 56
i.MX6 SODIMM SOM Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
2.4
PMIC
i.MX6 SODIMM SOM supports NXP
’s
PF0100 PMIC for On-SOM power management. The PF0100 is a Power
Management Integrated Circuit (PMIC) designed specifically for always ON application with the NXP i.MX6
application processors.
This PMIC supports up to six buck converters, six linear regulators, RTC supply and coin-cell charger with
programmable output voltage, sequence and timing. i.MX6
CPU’s I2C
1 interface is used for PMIC programmable. I2C
address for PMIC is 0x08.
2.5
Memory
2.5.1
DDR3 SDRAM
i.MX6 SODIMM SOM by default supports 1GB DDR3 RAM memory in 64bit mode. To support this, it uses four 256MB
DDR3 SDRAM ICs. These devices operate at 1.5V voltage level. Each pair of DDR3 ICs is physically located on either
side of the iMX6 SODIMM SOM. The RAM size can be expandable up to maximum of 4GB.
Note: By default, 512MB DDR3 with 32bit mode only supported in i.MX6 Solo CPU based SODIMM SOM.
2.5.2
SPI NOR Flash
The i.MX6 SODIMM SOM supports 2MB SPI NOR Flash as default boot device. This is connected to eCSPI1 controller
of the i.MX6 CPU and operates at 3.3 Voltage level. The SPI flash memory is physically located on top side of the
SODIMM SOM. The memory size of the SPI Flash can be expandable.
2.5.3
eMMC Flash
i.MX6 SODIMM SOM supports 4GB eMMC (expandable) memory as mass. eMMC is directly connected to the
uSDHC4 of the i.MX6 CPU and operating at 3.3V Voltage level. The eMMC flash memory is physically located on
bottom side of the SODIMM SOM. The memory size of the eMMC Flash can be expandable.