Intel PXA27x Series, User Manual

Page: 29 / 88

Intel
®
PXA27x Processor Developer’s Kit - User’s Guide 29
2.2.21 Custom Expansion Card Connector
This connector allows a custom expansion-board design to interface with the kit system bus as a
static or variable-latency (VLIO) device. The connector supports fly-by and alternate bus-
mastering DMA modes.
2.2.22 Ethernet* Controller
The Standard Microsystems LAN91C111 Ethernet* controller on the kit provides Ethernet
connectivity for the platform. The LAN91C111 supports full-duplex switched Ethernet at speeds of
10 or 100 Mbps and complies with 802.3 10BASE-T operation. The LAN91C111 is memory
mapped to nCS[4].
3-bit control lines (IOS) for configuring the EEPROM’s data organization are controlled by the
following switches:
•
SW1 - IOS0
•
SW2 - IOS1
•
SW3 - IOS2
Note: DOT = 1 for all three switches
A single switch controls the EEPROM enable line:
•
SW4 - ENEEP (DOT = enabled)
The LED indicators are defined as follows:
•
DD1 - Link (software defined)
•
DD2 - Transmit/Receive (software defined)
•
DD3 - General purpose (software defined)
2.2.23 Fault-Emulation Switches
The nBATT_FLT and nVDD_FLT switches control the states of the Intel
®
PXA270 Processor
nBATT_FAULT and nVDD_FAULT pins. These switches simulate the error conditions – that is,
they functionally work the same and are used to signal the Intel
®
PXA270 Processor that a power
supply fault or backup battery fault has occurred. The default for these switches is not asserted .
For details, see Table 3 .
2.2.24 General-Purpose Switches and LEDs
The main board has eight general-purpose discrete switches, two hex-encoding rotary switches,
eight discrete LEDs, and eight seven-segment hex display digits available for user applications.
These can be read or written through the FPGA platform-level registers. See the following for
instructions on using them:
•
Table 3, “Switches and Settings, Intel® PXA27x Processor Developer’s Kit Main Board” on
page 32
•
Table 4, “LED Indicators, Intel® PXA27x Processor Developer’s Kit Main Board” on page 33