
4-18
Intel
®
Pentium
®
III Processor/840 Development Kit Manual
Hardware Reference
4.10.1
P1/P0 Present Override (J10/J42)
The Intel Pentium
III
processor/840 evaluation board will not power on if both processors are not
installed. To override this function (for board testing), install jumpers on J10 and J42.
During a boot up sequence, the hardware checks whether the processors are present. To boot the
board without the hardware recognizing a processor, the jumper must be set to the IN position. To
override the CPU detection for P0, jumper J42 must be set to the IN position. To override P1, J10
must be set to the IN position. To boot the board without either processor being enabled, both
jumpers must be set. When operating in uni-processor mode, the jumper need not be set to ignore
the processor. The terminator in the second socket will inform the hardware that no processor is
present.
4.10.2
Single Processor ITP Pass (J11)
This jumper allows the TDO of CPU P0 to connect to the TDI of P1 (DP mode, default) or to
connect directly to the ITP connector (UP mode).
OUT
1
P1 VRM VID
J11P4
1-2
P1_VID0
X
3-pin (1x3) Header
2-3
0
OUT
1
J11P3
1-2
P1_VID1
X
2-3
0
OUT
1
J11R3
1-2
P1_VID2
X
2-3
0
OUT
1
J11R2
1-2
P1_VID3
X
2-3
0
OUT
1
J11R1
1-2
P1_VID4
2-3
0
X
OUT
1
Table 4-29. Default Jumper Settings (Sheet 2 of 2)
Jumper Name
Jumper
Connection
Function
Default
Summary of Contents for Pentium III Processor/840
Page 1: ...Intel Pentium III Processor 840 Development Kit Manual April 2001 Order Number 273333 003...
Page 74: ......
Page 76: ......
Page 92: ......
Page 95: ......
Page 97: ...Place inside the center of the socket Place around to socket Place one 820u close to VRM...
Page 98: ...Place one 820u close to VRM Place around the socket Place inside the center of the socket...
Page 100: ...2 3 0 1 2 No jumper Jumper position CPU VID 4 0 1 VRM VID 4 0...
Page 101: ......
Page 102: ......
Page 103: ...FSB ECC CONTROL IN ECC ENABLED...
Page 105: ......
Page 108: ...close Place to RIMM...
Page 109: ...to RIMM close Place...
Page 114: ......
Page 115: ......
Page 116: ......
Page 117: ......
Page 118: ...Place close to P1 Place close to P0...
Page 119: ...WAKE ON LAN HEADER WTX CHASSIS EXHAUST HEADDERS WTX IO HEADDERS P1 FAN HEADER P0 FAN HEADER...
Page 121: ......
Page 123: ...MCH HUBREF GENERATION Place close to ICH ICH DECOUPLING RTC BATTERY...
Page 124: ......
Page 125: ......
Page 126: ......
Page 127: ......
Page 128: ......
Page 129: ......
Page 130: ......
Page 131: ......
Page 132: ...Place close to P64H Rpack Decouple P64H HUBREF GENERATION...
Page 133: ...2 3 1 2 82559 EN DIS ENABLE DISABLE...
Page 135: ......
Page 136: ...to ICH close Place to ICH Place close...
Page 137: ...TBL jumper Remove in FAB B OUT IN UNLOCKED LOCKED...
Page 138: ...Place close to the power pins...
Page 139: ......
Page 140: ...Place RC networks close to the connector...
Page 142: ......
Page 143: ......
Page 144: ......
Page 145: ......
Page 146: ......
Page 147: ......
Page 151: ......