background image

PLACE NEAR U9

1

|

1

|

______

______

OFF

______

|

______

|

|

|

0

|

______

|

______

ON

______

|

______

ON

______ |

OFF

|

|

SPREAD SELECTION

|

|

______

______

OFF

______

|

|

______
______

0

1

|

|

|

|

|

|

|

|

|

____

____

____

____

|

|

|

|

|

|

|

| SPREAD %

125M

200M

SS0

0

|

|

|

S1 S0

|

|

|

|

|

||

||

0

|

|

1 |

||

|

0

|

1

ON

ON

OFF

SS1

1

0

|

|

|

|

0

0

1

|

|

|

|

|

ON

|

|

|

|

|

|

______

|

______

|

______

OFF
OFF

ON

ON

S2:2

______

______

______

|

|

|

|

|

|

|

______

OFF
OFF

ON

S2:4

|

|

|

|

|

|

|

________________

|

________________

S2:3

______

|

25M

________________

CLK (1:0)

|

|

|

______

S2:1

______

OUTPUT SELECT

SILKSCREEN:

________________

|

________________

100M

________________

|

________________

|

1

________________

NO SPREAD

________________

DOWN -0.75

________________

DOWN -0.5

________________

-0.25

________________ ____

____

PLACE NEAR U4

Tue Oct 02 17:02:58 2007

SHEET 4 OF 13

1.0

18-634-000

B.OH

2007

K. LEUNG

STGSCH-00114

89EBPES16T4G2

B

48

R31
R32

11

0

C26

C25

M_REFCLK1N

0

M_REFCLK1P

33

R33

P6_REFCLKP

11
11

9
9

R35

34

26

TP5

R15

R16

5

4

3

2

1

J7

5

4

3

2

1

J6

R13

C18

C19

C17

R40

R39

R18

R17

3

2

1

W6

3

2

1

W7

R26

R24

C24

R36

R51

R45

R44

R46 R47

R50

R34

C23

FB2

C22

C21

C20

R30

R22

R28

R48 R49

R38

R37

R41

39

31

19

2

5

4

1

24

23

40

44

36

35

43

7

15

14

6

45

46

28

47
32
25

18

10

3

27

41

42

37

38

33

29

30

21

20

17

16

13

12

9

8

22

U5

R23

R29

R27

R25

R9

R11

R10

R12

C15

C13

C14

C12

R21

R20

R43

R42

FB1

C11

C10

5

4

16

12

8
3

2

1

6

9

7

13

11

15
14

10

U4

R14

R19

9

8

10

7

11

6

12

5

13

4

14

3

15

2

16

1

S2

4
3

1

2

Y1

C16

8

12

9

10

11

8

12

9

10

11

6

5

9

6

5

11

6

5

10

12

12

10

10

8

8

M_SSMBCLK
M_SSMBDATA

P2_PWRGDN

P6_PWRGDN

P4_PWRGDN

33

33

33

0.001UF

33

CONNSMA

CONNSMA

10K

DNP

0.1UF

33

1%

49.9

49.9

49.9

49.9

33

49.9

49.9

1%

33

10K

DNP

10K

DNP

10K

10K

49.9

33

33

P6_REFCLKN

P2_REFCLKP

49.9

1%

DNP

120OHM

1UF

0.1UF

P4_REFCLKN

49.9

475

P2_REFCLKN

25MHZ

1%

22UF

0.1UF

1UF

475

SM0805

P4_REFCLKP

1%

0R

0R

1K

CLOCKS

0.1UF

0.1UF

1UF

1UF

0.1UF

5%

10

5%

5.1K

33

25V

P0_REFCLKN

1%

49.9

1%

1%

49.9

33

P0_REFCLKP

49.9

5%

SSC_SS0
SSC_SS1

SSC_S1

SSC_S0

10K

10K

10K
10K

SM0805

16V

16V

16V

16V

10UF

25V

1UF

YEL

0.1UF

16V

33

TITLE

DRAWING NO.

AUTHOR

CHECKED BY

COPYRIGHT (C) IDT

3

SIZE

REV.

FAB P/N

1

1

A

A

B

B

C

C

D

D

2

2

4

4

5

6

6

7

7

8

3

8

5

6024 SILVER CREEK VALLEY RD. SAN JOSE, CA 95138

CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.

3_3V

SM_SW8

S1A

S8B

S7B

S6B

S5B

S4B

S3B

S2B

S1B

S8A

S7A

S6A

S5A

S4A

S3A

S2A

OE_INV=1

ICS9DB803

DIFF_STOP

GND

GND

GND

SCLK
SDATA
SRC_DIV#

OE_INV
BYPASS#/PLL

PD
HIGH_BW#

OE7#

OE5#

OE6#

OE4#

OE2#

OE3#

OE1#

OE0#

SRC_IN#

SRC_IN

VDD

VDD

VDD

GND

GNDA

GND

DIF_7#

LOCK

IREF

DIF_7

DIF_6

DIF_6#

DIF_5#

DIF_5

DIF_4

DIF_4#

DIF_3

DIF_3#

DIF_2

DIF_2#

DIF_1#

DIF_0#

DIF_1

DIF_0

VDDA

VDD

VDD

OUT

VCC

GND

OE

IN

IN

3_3V

3_3V

IN

IN

IN

3_3V

3_3V

IN

IN

2

1

3

2

1

3

3_3V

OUT

OUT

OUT

OUT

ICS557-03

CLK1P

X1/ICLK

CKL1N

CLK0P

SS1
SS0

GNDODA

GNDXD

IREF

OE

X2

S0

S1

CLK0N

VDDXD

VDDODA

OUT

OUT

OUT

OUT

3_3V

Summary of Contents for 89EBPES16T4G2

Page 1: ...lver Creek Valley Road San Jose California 95138 Telephone 800 345 7015 408 284 8200 FAX 408 284 2775 Printed in U S A 2007 Integrated Device Technology Inc IDT 89EBPES16T4G2 Evaluation Board Manual E...

Page 2: ...ure Analysis be performed LIFE SUPPORT POLICY Integrated Device Technology s products are not authorized for use as critical components in life support devices or systems unless a specific written agr...

Page 3: ...Express Analog Power Voltage Converter 2 3 PCI Express Transmitter Analog Power Voltage Converter 2 3 Core Logic Voltage Converter 2 3 3 3V I O Voltage Regulator 2 3 Power up Sequence 2 3 Required Jum...

Page 4: ...IDT Table of Contents EB16T4G2 Eval Board Manual ii October 3 2007 Notes...

Page 5: ...6 Downstream Reset Selection 2 4 Table 2 7 Boot Configuration Vector Signals 2 4 Table 2 8 Boot Configuration Vector Switches S7 S8 ON 0 OFF 1 2 5 Table 2 9 Slave SMBus Interface Connector 2 6 Table...

Page 6: ...IDT List of Tables EB16T4G2 Eval Board Manual iv October 3 2007 Notes...

Page 7: ...Notes EB16T4G2 Eval Board Manual v October 3 2007 List of Figures Figure 1 1 Function Block Diagram of the EB16T4G2 Eval Board 1 1...

Page 8: ...IDT List of Figures EB16T4G2 Eval Board Manual vi October 3 2007 Notes...

Page 9: ...ts The EB16T4G2 eval board is designed to function as an add on card to be plugged into a x4 PCIe slot available on a motherboard hosting an appropriate root complex microprocessor s and three downstr...

Page 10: ...ed to the Serial EEPROMs through I O expander Attention button for each downstream port to initiate a hot swap event on each port Four pin connector for optional external power supply Push button for...

Page 11: ...4G2 has three PCI Express downstream ports accessible through three x16 connectors All three ports are capable of negotiating a x1 x2 or x4 link width All endpoint cards connected to the PES16T4G2 mus...

Page 12: ...n support an external source is required to supply this extra power via an auxiliary 4 pin power connector on the board Header W1 W2 and W3 see Table 2 14 are used to select proper power source for th...

Page 13: ...power supply ramp up VDDCORE must remain at least 1 0V below VDDIO at all times There are no other power up sequence requirements for the various operating supply voltages Required Jumpers To deliver...

Page 14: ...eset while PERSTN is active The boot configuration vector defines the essential parameters for switch operation and is set using DIP switches S7 and S8 as defined in Table 2 8 Port Jumper Selection 2...

Page 15: ...itch operating mode Default 0x0 0x0 Normal switch mode 0x1 Normal switch mode with Serial EEPROM based initialization 0x2 through 0x7 Reserved REFCLKM PCI Express Reference Clock Mode Select This sign...

Page 16: ...signals SMBus Slave Interface On the PES16T4G2 board the slave SMBus interface is accessible through the PCI Express edge connector as well as a 4 pin header as described in Table 2 9 Note The SMBus...

Page 17: ...provides a JTAG connector J5 for access to the PES16T4G2 JTAG interface The connector is a 2 54 x 2 54 mm pitch male 10 pin connector Refer to Table 2 15 for the JTAG Connector J5 pin out Attention Bu...

Page 18: ...om Upstream port Default 1 2 Port 2 12V source from hot plug controller W9 Header 2 3 Shunted 2 3 Port 4 12V source from Upstream port Default 1 2 Port 4 12V source from hot plug controller W12 Header...

Page 19: ...Port 6 Power Indicator DS19 Yellow Port 2 Attention Indicator DS7 Yellow Port 4 Attention Indicator DS13 Yellow Port 6 Attention Indicator DS18 Green Port2 Activity Indicator DS6 Green Port4 Activity...

Page 20: ...REFCLK REFCLK Reference clock 14 PETp0 Transmitter differential REFCLK differential pair 15 PETn0 pair Lane 0 GND Ground 16 GND Ground PERp0 Receiver differential 17 PRSNT2 Hot Plug presence detect PE...

Page 21: ...nd 50 PETp8 Transmitter differential RSVD Reserved 51 PETn8 pair Lane 8 GND Ground 52 GND Ground PERp8 Receiver differential 53 GND Ground PERn8 pair Lane 8 54 PETp9 Transmitter differential GND Groun...

Page 22: ...ogether This allows the board to be installed in a x1 or a x4 slot via a slot reducer 71 PETn13 pair Lane 13 GND Ground 72 GND Ground PERp13 Receiver differential 73 GND Ground PERn13 pair Lane 13 74...

Page 23: ...IDT Installation of the EB16T4G2 Eval Board EB16T4G2 Eval Board Manual 2 13 October 3 2007 EB16T4G2 Board Figure...

Page 24: ...IDT Installation of the EB16T4G2 Eval Board EB16T4G2 Eval Board Manual 2 14 October 3 2007 Notes...

Page 25: ...te a configuration file into an EEPROM programmable data structure This enables the user to program an appropriate serial EEPROM with desirable register settings for the PES16T4G2 and then to populate...

Page 26: ...IDT Software for the EB16T4G2 Eval Board EB16T4G2 Eval Board Manual 3 2 October 3 2007 Notes...

Page 27: ...Notes EB16T4G2 Eval Board Manual 4 1 October 3 2007 Chapter 4 Schematics Schematics...

Page 28: ...R 1 TITLE PAGE SHEET DESCRIPTION Tue Oct 02 16 57 16 2007 SHEET 1 OF 13 K LEUNG 2007 STGSCH 00114 B OH 1 0 18 634 000 89EBPES16T4G2 B STGC 0114R01 1 0 INITIAL RELEASE 2007 10 02 K LEUNG 6 A TITLE CHEC...

Page 29: ...1UF YEL YEL 330 PERST_N 330 GRN RED 5 47UF 12V_DS 5 10K 10K 5 5 10K RED 0 0 10V 220UF 47UF 10V 1 21K 1 22UF 25V 22UF 25V 25V 10UF 25V 10UF 22UF 25V 10V WHT WHT WHT WHT 5 12 11 10 9 2 8 2 8 TITLE DRAWI...

Page 30: ...10UF 10UF 10UF 10UF 10UF 400MA 400MA 400MA 1UF 120OHM 120OHM 120OHM 16V 1UF 0 0 015UF 0 16V 10UF 10UF 10UF 10UF 10UF 10UF 10UF 10UF 1UF 0 1UF 400MA 120OHM 120OHM 400MA 16V 120OHM 1 16V 1UF 0 1UF 1UF...

Page 31: ...3 2 1 6 9 7 13 11 15 14 10 U4 R14 R19 9 8 10 7 11 6 12 5 13 4 14 3 15 2 16 1 S2 4 3 1 2 Y1 C16 8 12 9 10 11 8 12 9 10 11 6 5 9 6 5 11 6 5 10 12 12 10 10 8 8 M_SSMBCLK M_SSMBDATA P2_PWRGDN P6_PWRGDN P...

Page 32: ...M_SDA P0_LINKUPN P4_APN 0 0 0 P4_PDN IO EXP WAKE ATTN BUTTONS M_IOINTN0 0 YEL P2_MRLN YEL P2_ILOCKP YEL YEL P6_MRLN P6_ILOCKP P4_PFN P4_PEP P4_PIN P4_AIN P4_APN P6_WAKE_N YEL P4_ILOCKP YEL P4_MRLN 10...

Page 33: ...LUG CONTROLLERS P6_12VSENSE P6_12VGATE P6_12VOUT P4_12VGATE P6_3VSENSE P6_3VGATE P6_3VOUT P6_VAUX P2_VAUX P4_12VSENSE P4_VAUX P2_3VSENSE P24_INTN P6_INTN P4_PEP P2_PEP 10K 10K 10K 10K 10K 10K 110K 0 1...

Page 34: ...12V P6_3_3V 12V_DS P2_PCIE_3_3AUX P2_12V P2_3_3V P4_PCIE_3_3AUX P4_12V P4_3_3V P4_3VSENSE P4_3VGATE P6_12VGATE P6_12VOUT P6_3VOUT P2_3VOUT P2_3VGATE P2_3VSENSE P2_12VOUT P2_12VGATE P2_12VSENSE P4_3VOU...

Page 35: ..._PETN3 PORT 0 UPSTREAM EDGE CONN P0_REFCLKP P0_PERP0 PERST_N P0_ACTIVEN P0_PERP1 P0_PERP3 P0_PERP2 1K 1K P0_PERN0 M_SSMBCLK P0_LINKUPN DNP 5 330 10UF 25V 10UF 25V 10UF 25V GRN GRN 330 5 M_SSMBDATA TIT...

Page 36: ...OR 0 0 GRN GRN 5 330 330 5 GRN 5 330 5 330 GRN YEL 5 5 1K 10UF 10UF 25V 10UF 25V 10UF 25V DNP DNP P2_12V P2_3_3V P2_12V P2_3_3V 5 330 GRN M_P2_PERST_N 330 M_SSMBDATA M_PERSTN P2_PDN 5 P2_AIN P2_PIN P2...

Page 37: ...0UF 25V 10UF 25V P4_12V P4_3_3V P4_PCIE_3_3AUX P4_3_3V DNP DNP GRN 330 5 P4_ACTIVEN P4_AIN GRN P4_PERST_N M_P4_PERST_N PORT 4 CONNECTOR P4_PWRGDN P4_PIN P4_LINKUPN 330 M_PERSTN P4_PDN 0 0 M_SSMBDATA M...

Page 38: ...N P6_LINKUPN P6_ACTIVEN M_SSMBDATA M_PERSTN P6_PERST_N M_P6_PERST_N P6_PDN P6_PIN P6_AIN P6_PETN3 P6_PETP3 P6_PETN2 P6_PETN0 P6_PETP1 P6_PETN1 P6_PETP2 P6_WAKE_N P6_PERP3 P6_PERN2 P6_PERN0 P6_PERP0 P6...

Page 39: ...5 52 298 000 P0_PETP1 P0_PETN0 P0_PETP0 M_P6_PERST_N M_SDA M_SCL JTAG_RST_N M_P2_PERST_N M_P4_PERST_N M_IOINTN0 M_IOINTN2 YEL YEL M_GPEN 12 5 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 5 11 10 9 4 8...

Page 40: ...F 0 1UF 10V 47UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1UF 0 1...

Reviews: