5.3 Host Commands
C141-E145-02EN
5-89
At command completion (I-O register contents)
1F7
h
(ST)
Status information
1F6
h
(DH)
x
x
x
DV
xx
1F5
h
(CH)
1F4
h
(CL)
1F3
h
(SN)
1F2
h
(SC)
1F1
h
(ER)
xx
xx
xx
xx
Error information
(36) FLUSH CACHE (E7)
This command is used to order to write every write cache data stored by the
device into the medium. BSY bit is held at "1" until every data has been written
normally or an error has occurred. The device performs every error recovery so
that the data are read correctly.
When executing this command, the reading of the data may take several seconds
if much data are to be read.
In case a non-recoverable error has occurred while the data is being read, the error
generation address is put into the command block register before ending the
command. This error sector is deleted from the write cache data, and the
remaining cache data is written into the medium by the execution of the next
Flush Cache command.
At command issuance (I-O register contents)
1F7
h
(CM)
1
1
1
0
0
1
1
1
1F6
h
(DH)
x
x
x
DV
xx
1F5
h
(CH)
1F4
h
(CL)
1F3
h
(SN)
1F2
h
(SC)
1F1
h
(FR)
xx
xx
xx
xx
xx
Summary of Contents for MHR2010AT
Page 1: ...C141 E145 02EN MHR2040AT MHR2030AT MHR2020AT MHR2010AT DISK DRIVES PRODUCT MANUAL ...
Page 4: ...This page is intentionally left blank ...
Page 8: ...This page is intentionally left blank ...
Page 10: ...This page is intentionally left blank ...
Page 12: ...This page is intentionally left blank ...
Page 32: ...This page is intentionally left blank ...
Page 38: ...This page is intentionally left blank ...
Page 58: ...Theory of Device Operation 4 6 C141 E145 02EN Figure 4 3 Circuit Configuration ...
Page 188: ...Interface 5 114 C141 E145 02EN g d f f d e Figure 5 7 Normal DMA data transfer ...
Page 240: ...This page is intentionally left blank ...
Page 242: ...This page is intentionally left blank ...
Page 246: ...This page is intentionally left blank ...
Page 248: ...This page is intentionally left blank ...
Page 249: ......
Page 250: ......