4
FUJITSU SEMICONDUCTOR CONFIDENTIAL
MB86R12 Application Note
DDR3 Interface PCB
Design Guideline
4. Signal design restrictions (DDR3 interface part)
This chapter describes the signal wiring design restrictions for the DDR3 interface part.
4.1.
Definition of signal line group
In order to make the requirements for wiring configurations described further on in this document easier to
understand, the DDR3 interface signals are classified into the groups listed below.
Table 4-1 DDR3 interface signal grouping
Wiring
preferential
order
Group name
Pin name of MB86R12
1
MCK_Group
MCK, MXCK
2
MDQS0_Group
MDQS0, MXDQS0
MDQS1_Group
MDQS1, MXDQS1
MDQS2_Group
MDQS2, MXDQS2
MDQS3_Group
MDQS3, MXDQS3
3
MDQ0_Group
MDQ0~MDQ7, MDM0
MDQ1_Group
MDQ8~MDQ15, MDM1
MDQ2_Group
MDQ16~MDQ23, MDM2
MDQ3_Group
MDQ24~MDQ31, MDM3
4
MCNTL_Group
MCKE, MXCS, MODT
5
MCMD_Group
MA0~MA14, MBA0~MBA2, MXCAS, MXRAS, MXWE