DSP56852EVM User Manual, Rev. 3
2-4
Freescale Semiconductor
This memory bank will operate with one wait state access while the 56852 is running at 120MHz
and can be disabled by removing the jumpers at JG1.
56852
GS72116
A0-A16
D0-D15
RD
WR
A0-A16
DQ0-DQ15
OE
WE
CE
JG1
Jumper Pin 1-2:
Enable SRAM Low Byte
Jumper Pin 3-4:
Enable SRAM High Byte
CS1
CS2
1
3
2
4
LB
HB
Figure 2-2. Schematic Diagram of the External CS1/CS2 Memory Interface
Summary of Contents for 56852
Page 2: ......
Page 6: ...DSP56852EVM User Manual Rev 3 iv Freescale Semiconductor...
Page 8: ...DSP56852EVM User Manual Rev 3 vi Freescale Semiconductor...
Page 50: ...DSP56852EVM User Manual Rev 3 Appendix A 12 Freescale Semiconductor...
Page 57: ......
Page 58: ......
Page 59: ......