Freescale Semiconductor 56852, User Manual

Page: 11 / 60

Preface, Rev. 3
Freescale Semiconductor ix
Definitions, Acronyms, and Abbreviations
Definitions, acronyms and abbreviations for terms used in this document are defined
below for reference.
Codec COder/DECoder; a part used to convert analog signals to digital (coder)
and digital signals to analog (decoder)
DSP
Digital Signal Processor or Digital Signal Processing
EEPROM
Electrically Erasable Programmable Read-Only Memory
EOnCE
Enhanced On-Chip Emulation; a debug bus and port created by Freescale
to enable a designer to create a low-cost hardware interface for a
professional-quality debug environment
EVM Evaluation Module; a hardware platform which allows a customer to
evaluate the silicon and develop his application
GPIO
General Purpose Input and Output port on Freescale’s family of
controllers; does not share pin functionality with any other peripheral on
the chip and can only be set as an input, output or level-sensitive
interrupt input
IC
Integrated Circuit
ISSI
Improved Synchronous Serial Interface port on Freescale’s family of
controllers
JTAG
Joint Test Action Group; a bus protocol/interface used for test and debug
LED
Light Emitting Diode
MBGA
MAP Ball Grid Array package
MPIO
Multi Purpose Input and Output port on Freescale’s family of controllers;
shares package pins with other peripherals on the chip and can function
as a GPIO
PCB
Printed Circuit Board
PLL
Phase Locked Loop
RAM
Random Access Memory
ROM
Read Only Memory
SCI
Serial Communications Interface port on Freescale’s family of
controllers