Embest SBC8018, User Manual

Page: 12 / 99

- 12 -
Copyright © 2011 by element14 User Manual
2.2.3 H5MS1G62MFP
The H5MS1G62MFP-K3M is the 128MB DDR memory chip used in SBC8018 evaluation board,
This DDR RAM is connected directly the CPU DDR/SDRAM interface for faster memory access.
2.2.4 DM9161
The DM9161 is a fully integrated and cost-effective low pin count single chip Fast Ethernet
controller with a general processor interface, a 10/100M PHY and 4K DWORD SRAM. It is
designed with low power and high performance process that support 3.3V with 5V I/O tolerance.
SBC8018 uses 10/100M adaptive network interface of DM9161, in which, the 10/100M Ethernet
module is compatible to IEEE 802.3 standard protocol. The cable interface used is a standard
RJ45 cable, with a connection indicator and a transmission indicator.
2.2.5 TLV320AIC33IRGZR
The TLV320AIC33IRGZR is a low-power stereo audio codec with stereo headphone amplifier, as
well as ten audio inputs and seven audio outputs programmable in single-ended or fully differential
configurations. Extensive register enabling the stereo 48 kHz DAC playback as low as 15 mw from
a 3.3V analog supply, making it ideal for portable battery-powered audio and telephony
applications.
The playback path includes mix/mux capability from the stereo DAC and selected inputs, through
programmable volume controls, to the various outputs. TLV320AIC33IRGZR has Ten Audio Input
Pins and Seven Audio Output Drivers.
2.2.6 MAX3232
The function of MAX3232 is mainly to convert TTL logic level signal to RS232 logic level, which
helps the board at TTL logic to interface with PC working at RS232 logic level. The SBC8018
evaluation board uses UART2 as debugger serial port; the default voltage for this UART2 is 1.8V,