User Guide • PC3-ALLEGRO • CompactPCI
®
PlusIO CPU Board • Intel® i7-3xxx Processor
1
2
Hi
gh
Speed Sock
et
Con
nector
29
0.1
.0
20
.0
80
© EKF
ekf
.c
om
SDVO/DisplayPort Expansion Header J-SDVO
J-SDVO
GND
1
2
GND
S/D
3
4
S/D
SDVO_RED-/DP_LANE0-
5
6
SDVO_CLK-/DP_LANE3-
GND
7
8
GND
SDV/D
9
10
S/
SDVO_GREEN-/DP_LANE1-
11
12
SDVO_INT-/DP_AUX-
GND
13
14
GND
SD/D
15
16
SDVO_CTR_CLK/DP_HPD
SDVO_BLUE-/DP_LANE2-
17
18
SDVO_CTR_DATA/DP_CFG1
GND
19
20
GND
To use J-SDVO as either an SDVO or a further DisplayPort interface, some of the control lines are
configurable by a multiplexer. The state of this multiplexer is controlled by PCH QM77 GPIO16 and
adjustable by BIOS. Setting GPIO16 to LO configures the connector J-SDVO to work in SDVO mode.
In this case pins 10/12 carry the SDVO_INT and pins 16/18 the SDVO_CTR function.
This option was removed with BIOS#126!
With GPIO16 set to HIGH the connector behaves like a DisplayPort interface. The pins 10/12 function
as DP_AUX while pin 16 and 18 are connected to DP_HPD and DP_CFG1 respectively.
© EKF -79- ekf.com
