M E M m o d u l e c o n f i g u r a t i o n
9 6
N S 7 5 2 0 H a r d w a r e R e f e r e n c e , R e v G 9 / 2 0 0 7
D00
R/W
V
0
Valid bit
Enables the chip select. When set to 1, the
memory controller uses the fields in the Chip
Select Base Address and Chip Select Option
registers to control the behavior of the peripheral
memory cycles.
Note:
It is important that you set the V bit
last, after all other bits in the MMCR,
Chip Select Base Address, and both
Chip Select Option registers are set.
Bits
Access
Mnemonic
Reset
Description
Table 37: Chip Select Base Address register bit definition
Summary of Contents for NS7520B Series
Page 12: ...xii...
Page 95: ...w w w d i g i e m b e d d e d c o m 83 G E N M o d u l e...
Page 96: ...I n t e r r u p t s 8 4 N S 7 5 2 0 H a r d w a r e R e f e r e n c e R e v G 9 2 0 0 7...
Page 312: ......
Page 313: ...3 01 NS7520 Errata C H A P T E R 1 2 This document contains information about NS7520 errata...
Page 326: ...N S 7 5 2 0 e r r a t a 3 1 4 N S 7 5 2 0 H a r d w a r e R e f e r e n c e R e v G 9 2 0 0 7...
Page 327: ...w w w d i g i e m b e d d e d c o m 3 15 N S 7 5 2 0 E r r a t a...
Page 328: ......
Page 338: ...1 0 N S 7 5 2 0 H a r d w a r e R e f e r e n c e R e v G 9 2 0 0 7...