background image

 

PSoC 6 MCU Ramping LED using Smart I/O 

www.cypress.com

 

Document No. 002-25568 Rev.*A 

Figure 1. LUT Configuration and Timing Diagram 

Q

Q

SET

CLR

D

99 Hz

LUT2

Q

Q

SET

CLR

D

LUT3

LUT4

chip 4 (TCPWM line)

I/O 4 (LED)

99 Hz

LUT2

output

LUT3

Output

 (99/4 Hz)

LUT4

output

chip 4

PWM 

output

D0

D1

Q0

Q1

 

Resources and Settings 

Table  2

  lists  the  ModusToolbox  resources  used  in  this  example,  and  how  they  are  used  in  the  design.  For  pin  usage  and 

configuration, open the Pins tab of the 

design.modus

 file. 

Table 2. ModusToolbox Resources 

Resource 

Alias 

Purpose 

Timer Counter PWM (TCPWM) 

PWM 

Generates 25 Hz, 50% duty cycle square wave 

Smart I/O 

SmartIO 

Implements divide-by-4 sequential circuit 

Digital Output Pin 

Pin_LED 

Provides visual feedback using the LED 

 

Figure 2

 highlights the non-default settings for the TCPWM. 

Summary of Contents for CE219490

Page 1: ...works with KitProg3 Before using this code example make sure that the kit is upgraded to KitProg3 See ModusToolbox Help ModusToolbox IDE Documentation User Guide section PSoC 6 MCU KitProg Firmware L...

Page 2: ...K_PERI This input clock is divided by 4 using the lookup tables LUTs of the Smart I O resource to produce a square wave with a 40 4 ms period To generate a square wave signal with a time period close...

Page 3: ...s and Settings Table 2 lists the ModusToolbox resources used in this example and how they are used in the design For pin usage and configuration open the Pins tab of the design modus file Table 2 Modu...

Page 4: ...com Document No 002 25568 Rev A 4 Figure 2 TCPWM Configuration Figure 3 through Figure 5 illustrate the steps for configuring Smart I O Figure 3 Enabling Smart I O Click to Launch the SmartIO Configu...

Page 5: ...press com Document No 002 25568 Rev A 5 Figure 4 Smart I O Routing Configuration Figure 5 LUT Configuration LUT Output Mapping Figure 5 depicts the LUT2 configuration settings Similarly configure LUT3...

Page 6: ...re 7 show the Peripheral Clock configuration for Smart I O and TCPWM resources respectively Figure 6 Peripheral Clock Configuration for Smart I O Figure 7 Peripheral Clock Configuration for TCPWM Reus...

Page 7: ...stem Design Describes the dual CPU architecture in PSoC 6 MCU and shows how to build a simple dual CPU design Code Examples Visit the Cypress GitHub site for a comprehensive collection of code example...

Page 8: ...8 Document History Document Title CE219490 PSoC 6 MCU Ramping LED using Smart I O Document Number 002 25568 Revision ECN Orig of Change Submission Date Description of Change 6373851 VKVK 11 02 2018 Ne...

Page 9: ...mpilation of the Software is prohibited TO THE EXTENT PERMITTED BY APPLICABLE LAW CYPRESS MAKES NO WARRANTY OF ANY KIND EXPRESS OR IMPLIED WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING...

Reviews: