
Copyright
©
2017
congatec
AG
QA50m10
42/61
Pin Signal
Description
Pin Signal
Description
121 eDP0_AUX-
/ LVDS_A_CLK-
eDP Primary Auxilliary channel-
LVDS Primary channel CLK-
122 eDP1_AUX-
/ LVDS_B_CLK-
eDP Secondary Auxiliary channel CLK-
LVDS Secondary channel CLK-
123 LVDS_BLT_CTRL
/ GP_PWM_OUT0
PWM Backlight brightness
General Purpose PWM Output
124 GP_1-Wire_Bus (*)
General Purpose 1-wire bus interface
125 LVDS_DID_DAT
/ GP_I2C_DAT
DDC Display ID Data line
DDC based control signal (data) for optional
HDMI1/DVI1
126 eDP0_HPD# / LVDS_BLC_DAT
Can be used as eDP primary hotplug detect
127 LVDS_DID_CLK
/ GP_I2C_CLK
DDC Display ID Clock line
DDC based control signal (clk) for optional
HDMI1/DVI1
128 eDP1_HPD# / LVDS_BLC_CLK
Can be used as eDP secondary hotplug detect
129 CAN0_TX (*)
CAN TX Output for CAN Bus Channel 0
130 CAN0_RX (*)
CAN RX Input for CAN Bus Channel 0
131 D
/ T
DisplayPort differential pair line lane 3.
Multiplexed with TMDS differential pair
clock+
132 RSVD (Differential)
Reserved
133 DP_LANE3-
/ TMDS_CLK-
DisplayPort differential pair line lane 3.
Multiplexed with TMDS differential pair clock-
134 RSVD (Differential)
Reserved
135 GND
Power Ground
136 GND
Power Ground
137 D
/ TMD
DisplayPort differential pair line lane 1
Multiplexed with TMDS differential pair lane1
138
DisplayPort auxiliary channel
139 DP_LANE1-
/ TMDS_LANE1-
DisplayPort differential pair line lane 1
Multiplexed with TMDS differential pair lane1
140 DP_AUX-
DisplayPort auxiliary channel
141 GND
Power Ground
142 GND
Power Ground
143 D / TMD DisplayPort differential pair line lane 2
144 RSVD (Differential)
Reserved
145 DP_LANE2- / TMDS_LANE0-
DisplayPort differential pair line lane 2
146 RSVD (Differential)
Reserved
147 GND
Power Ground
148 GND
Power Ground
149 D / TMD DisplayPort differential pair line lane 0
Multiplexed with TMDS differential pair lane2
150 HDMI_CTRL_DAT
DDC based control signal (data) for HDMI/DVI
device.
151 DP_LANE0- / TMDS_LANE2-
DisplayPort differential pair line lane 0
Multiplexed with TMDS differential pair lane2
152 HDMI_CTRL_CLK
DDC based control signal (clock) for HDMI/DVI
device.
153 DP_HDMI_HPD#
Hot plug detection for HDMI
154 DP_HPD#
Hot plug detection for DP
155 PCIE_
PCI Express Reference Clock+
156 PCIE_WAKE#
PCI Express Wake event
157 PCIE_CLK_REF-
PCI Express Reference Clock-
158 PCIE_RST#
Reset Signal for external devices
159 GND
Power Ground
160 GND
Power Ground
161 P
PCI Express Channel 3
162 P
PCI Express Channel 3 Input+
163 PCIE3_TX-
PCI Express Channel 3 Output-
164 PCIE3_RX-
PCI Express Channel 3 Input-
165 GND
Power Ground
166 GND
Power Ground
167 P
PCI Express Channel 2
168 P
PCI Express Channel 2 Input+
169 PCIE2_TX-
PCI Express Channel 2 Output-
170 PCIE2_RX-
PCI Express Channel 2 Input-
171 UART0_TX
Serial Data Transmitter
172 UART0_RTS#
Handshake signal, ready to receive data
173 P
PCI Express Channel 1
174 P
PCI Express Channel 1 Input+
175 PCIE1_TX-
PCI Express Channel 1 Output-
176 PCIE1_RX-
PCI Express Channel 1 Input-
177 UART0_RX
Serial Data Receiver
178 UART0_CTS#
Handshake signal, ready to send data