background image

UG-046 

Evaluation Board User Guide 

 

Rev. 0 | Page 8 of 32 

08424-015

D

A

C a

n

d

A

DC Se

ri

a

l

D

a

ta

 (

D

S

D

A

T

A

/A

S

D

A

T

A

) S

o

u

rce

S

el

e

ctio

n

a

n

d

R

o

u

tin

g

(S

w

itch

S

4

a

nd

 S

w

itch

S

3

)

*****

S

ig

n

a

l

s

o

u

rc

e

s

 t

o

 t

h

e

D

A

C d

a

ta

lin

e

s

(D

S

D

A

T

A

1

/2

/3

/4

) f

ill

 t

h

e

c

o

lu

m

n

s

,

c

o

lu

m

n

h

e

a

d

e

r

is

 t

h

e

d

e

s

ti

n

a

ti

o

n

*****

*

S

4

Po

s

it

io

n

D

A

C

S

e

ri

a

l

F

o

rm

at

D

A

C1

(D

S

D

A

T

A

1)

D

A

C2

(D

S

D

A

T

A

2)

D

A

C3

(D

S

D

A

T

A

3)

D

A

C4

(D

S

D

A

T

A

4)

De

s

c

ri

pt

io

n

0

*

S

te

reo

SP

D

IF

_R

X

_

8

4

1

6

SP

D

IF

_R

X

_

8

4

1

6

SP

D

IF

_R

X

_

8

4

1

6

SP

D

IF

_R

X

_

8

4

1

6

SP

D

IF

_R

X

_

8

4

1

6

s

te

re

o

d

a

ta

to

a

ll

e

ig

h

t D

A

C

c

h

a

n

n

e

ls

1

S

te

reo

SP

D

IF

_R

X

_

8

4

1

6

HD

R

1

_

D

S

D

A

T

A

2

HD

R

1

_

D

S

D

A

T

A

3

HD

R

1

_

D

S

D

A

T

A

4

SP

D

IF

_R

X

_

8

4

1

6

s

te

re

o

d

a

ta

to

 D

A

C1

o

n

ly

,

re

s

t D

A

C

s

2

/3

/4

d

a

ta

 f

ro

m

 HDR1

c

o

n

n

e

c

to

r

2

S

te

reo

HD

R

1

_

D

S

D

A

T

A

1

SP

D

IF

_R

X

_

8

4

1

6

HD

R

1

_

D

S

D

A

T

A

3

HD

R

1

_

D

S

D

A

T

A

4

SP

D

IF

_R

X

_

8

4

1

6

d

a

ta

 t

o

 D

A

C2

o

n

ly

,

re

s

t D

A

C

s

1

/3

/4

d

a

ta

 f

ro

m

 HDR1

c

o

n

n

e

c

to

r

3

S

te

reo

HD

R

1

_

D

S

D

A

T

A

1

HD

R

1

_

D

S

D

A

T

A

2

SP

D

IF

_R

X

_

8

4

1

6

HD

R

1

_

D

S

D

A

T

A

4

SP

D

IF

_R

X

_

8

4

1

6

d

a

ta

 t

o

 D

A

C3

o

n

ly

,

re

s

t D

A

C

s

1

/2

/4

d

a

ta

 f

ro

m

 HDR1

c

o

n

n

e

c

to

r

4

S

te

reo

HD

R

1

_

D

S

D

A

T

A

1

HD

R

1

_

D

S

D

A

T

A

2

HD

R

1

_

D

S

D

A

T

A

3

SP

D

IF

_R

X

_

8

4

1

6

SP

D

IF

_R

X

_

8

4

1

6

d

a

ta

 t

o

 D

A

C4

o

n

ly

,

re

s

t D

A

C

s

1

/2

/3

d

a

ta

 f

ro

m

 HDR1

c

o

n

n

e

c

to

r

5

N/

A

N/

A

N/

A

N/

A

N/

A

6

N/

A

N/

A

N/

A

N/

A

N/

A

7

S

te

re

o

/T

DM

Z

E

R

O

 D

A

T

A

Z

E

R

O

 D

A

T

A

Z

E

R

O

 D

A

T

A

Z

E

R

O

 D

A

T

A

S

o

u

rc

e

z

er

o

d

a

ta

to

a

ll

e

ig

h

t D

A

C

c

h

a

n

n

e

ls

8

S

te

reo

HD

R

1

_

D

S

D

A

T

A

1

HD

R

1

_

D

S

D

A

T

A

1

HD

R

1

_

D

S

D

A

T

A

1

HD

R

1

_

D

S

D

A

T

A

1

HD

R

1

C

o

n

n

e

c

to

r

S

ig

n

a

l HDR1

_

D

S

D

A

T

A

1

d

ri

v

e

s

a

ll f

o

u

r D

A

C p

a

ir

s

9

S

te

reo

HD

R

1

_

D

S

D

A

T

A

1

HD

R

1

_

D

S

D

A

T

A

2

HD

R

1

_

D

S

D

A

T

A

3

HD

R

1

_

D

S

D

A

T

A

4

HD

R

1

C

o

n

n

e

c

to

r

D

a

ta

Li

n

e

s

 D

S

D

A

T

A

1

, D

S

D

A

T

A

2

...

s

o

o

n

d

ri

v

e

c

o

rr

e

s

p

o

n

d

in

g

 D

A

C d

a

ta

lin

e

s

A

T

DM

HD

R

1

_

D

S

D

A

T

A

1

D

A

C_

T

DM

_

O

UT

HD

R

1

C

o

n

n

e

c

to

r

D

a

ta

Li

n

e

s

 D

S

D

A

T

A

1

, D

S

D

A

T

A

2

...

s

o

o

n

d

ri

v

e

/r

e

c

e

iv

e

c

o

rr

e

s

p

o

n

d

in

g

 D

A

C d

a

ta

lin

e

s

in

T

DM

m

o

d

e

B

D

ual

-

L

in

e

T

DM

HD

R

1

_

D

S

D

A

T

A

1

D

A

C_

T

DM

_

O

UT

HD

R

1

_

D

S

D

A

T

A

3

D

A

C_

T

DM

_

O

UT

HD

R

1

C

o

n

n

e

c

to

r

D

a

ta

Li

n

e

s

 D

S

D

A

T

A

1

, D

S

D

A

T

A

2

...

s

o

o

n

d

ri

v

e

/r

e

c

e

iv

e

c

o

rr

e

s

p

o

n

d

in

g

 D

A

C d

a

ta

lin

e

s

in

T

DM

m

o

d

e

C

D

A

C

a

u

x

m

o

d

e

HD

R

1

_

D

S

D

A

T

A

1

A

u

x

A

DC1

in

p

ut

A

u

x

A

DC2

in

p

ut

A

u

x

 D

A

C2

o

u

tp

u

t

HD

R

1

C

o

n

n

e

c

to

r

D

a

ta

Li

n

e

s

 D

S

D

A

T

A

1

, D

S

D

A

T

A

2

...

s

o

o

n

d

ri

v

e

/r

e

c

e

iv

e

c

o

rr

e

s

p

o

n

d

in

g

 D

A

C d

a

ta

lin

e

s

in

T

DM

m

o

d

e

D

E

F

S

te

re

o

/T

DM

T

R

IS

T

A

T

E

T

R

IS

T

A

T

E

T

R

IS

T

A

T

E

T

R

IS

T

A

T

E

T

ri

s

ta

te

a

ll D

A

C d

a

ta

lin

e

s,

 D

S

D

A

T

A

1

, D

S

D

A

T

A

2

, D

S

D

A

T

A

3,

a

n

d

D

S

D

A

T

A

4

*****

 Co

lu

m

n

c

o

n

te

n

t

in

d

ic

a

te

s

 t

h

e

d

ir

e

c

ti

o

n

o

f

th

e

 D

A

C d

a

ta

p

in

s

a

n

d

c

o

rr

e

s

p

o

n

d

in

g

 HDR1

c

o

n

n

e

c

to

r D

A

C d

a

ta

p

in

s

*******

S

4

Po

s

it

io

n

D

A

C

1

(D

S

D

A

T

A

1

)

D

A

C

2

(D

S

D

A

T

A

2

)

D

A

C

3

(D

S

D

A

T

A

3

)

D

A

C

4

(D

S

D

A

T

A

4

)

HDR

1_

D

S

D

A

T

A

1

HDR

1_

D

S

D

A

T

A

2

HDR

1_

D

S

D

A

T

A

3

HDR

1_

D

S

D

A

T

A

4

S

P

D

IF

_

R

x

D

a

ta

HDR

1

D

a

ta

0

*

In

p

ut

In

p

ut

In

p

ut

In

p

ut

N/

A

N/

A

N/

A

N/

A

M

a

s

te

r

1

In

p

ut

In

p

ut

In

p

ut

In

p

ut

N/

A

In

p

ut

In

p

ut

In

p

ut

M

a

s

te

r

2

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

N/

A

In

p

ut

In

p

ut

M

a

s

te

r

3

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

N/

A

In

p

ut

M

a

s

te

r

4

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

N/

A

M

a

s

te

r

5

6

7

In

p

ut

In

p

ut

In

p

ut

In

p

ut

O

u

tp

u

t

O

u

tp

u

t

O

u

tp

u

t

O

u

tp

u

t

N/

A

N/

A

8

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

M

a

s

te

r

9

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

In

p

ut

M

a

st

e

r

A

In

p

ut

O

u

tp

u

t

In

p

ut

O

u

tp

u

t

M

a

s

te

r

B

In

p

ut

O

u

tp

u

t

In

p

ut

O

u

tp

u

t

In

p

ut

O

u

tp

u

t

In

p

ut

O

u

tp

u

t

M

a

s

te

r

C

In

p

ut

In

p

ut

In

p

ut

O

u

tp

u

t

In

p

ut

In

p

ut

In

p

ut

O

u

tp

u

t

M

a

s

te

r

D

E

F

T

R

IS

T

A

T

E

T

R

IS

T

A

T

E

T

R

IS

T

A

T

E

T

R

IS

T

A

T

E

DI

P

S

w

it

c

h

S

3

Po

s

it

io

n

:

P

o

s

it

ion

-6

P

o

s

it

ion

-7

A

DC

S

e

ri

a

l

F

o

rm

at

H

DR1

_

A

S

D

A

T

A1

H

DR1

_

A

S

D

A

T

A2

De

s

c

ri

pt

ion

(H

DR1

A

DC

D

a

ta

S

o

u

rc

e

S

e

le

c

ti

on)

O

ff*

O

ff*

S

te

reo

AS

D

A

T

A

1

AS

D

A

T

A

2

HD

R

1

C

o

n

n

e

c

to

r

A

DC D

a

ta

L

in

e

s

A

S

D

A

T

A

1

a

n

d

AS

D

A

T

A

2

re

c

e

iv

e

c

o

rr

e

s

p

o

n

d

in

g

A

DC d

a

ta

s

tr

e

a

m

O

ff

O

n

S

te

reo

AS

D

A

T

A

2

AS

D

A

T

A

2

HD

R

1

C

o

n

n

e

c

to

r

A

DC D

a

ta

L

in

e

A

S

D

A

T

A

1

re

c

e

iv

e

A

DC2

d

a

ta

lin

e

A

S

D

A

T

A

2

O

n

O

ff

T

DM

AS

D

A

T

A

1

A

DC

T

DM

in

p

u

t

s

tr

e

a

m

HD

R

1

C

o

n

n

e

c

to

r

A

DC D

a

ta

L

in

e

A

S

D

A

T

A

1

re

c

e

iv

e

A

DC

T

DM

o

u

t

d

a

ta

s

tr

e

a

m

O

n

O

n

A

DC

A

u

x

(s

ee

no

te

)

AS

D

A

T

A

1

A

DC

T

DM

in

p

u

t

s

tr

e

a

m

HD

R

1

C

o

n

n

e

c

to

r

A

DC D

a

ta

L

in

e

A

S

D

A

T

A

1

re

c

e

iv

e

A

DC

T

DM

o

u

t

d

a

ta

s

tr

e

a

m

N

O

T

E

: ADC A

U

X

m

od

e

o

v

er

ri

d

e

s

th

e

DA

C

d

a

ta

c

o

nf

ig

u

ra

ti

on

rot

a

ry

S

w

it

c

h

S

2

s

e

tt

ing

.

DI

P

S

w

it

c

h

S

3

Po

s

it

io

n

:

P

o

s

it

ion

-6

P

o

s

it

ion

-7

H

DR1

_

A

S

D

A

T

A1

H

DR1

_

A

S

D

A

T

A2

A

DC1

(AS

D

A

T

A

1)

A

DC2

(AS

D

A

T

A

2)

O

ff*

O

ff*

O

u

tp

u

t

O

u

tp

u

t

O

u

tp

u

t

O

u

tp

u

t

O

ff

O

n

O

u

tp

u

t

O

u

tp

u

t

O

u

tp

u

t

O

u

tp

u

t

O

n

O

ff

O

u

tp

u

t

In

p

ut

O

u

tp

u

t

In

p

ut

O

n

O

n

O

u

tp

u

t

In

p

ut

O

u

tp

u

t

In

p

ut

DI

P

S

w

it

c

h

S

3

Po

s

it

io

n

:

P

o

s

it

ion

-8

O

ff*

A

DC1

D

a

ta

S

tr

e

a

m

A

S

D

A

T

A

1

is

s

o

u

rc

e

d

 t

o

 t

h

e

SP

D

IF

_

T

x

_

8

4

0

6.

O

n

A

DC2

D

a

ta

S

tr

e

a

m

A

S

D

A

T

A

2

is

s

o

u

rc

e

d

 t

o

 t

h

e

SP

D

IF

_

T

x

_

8

4

0

6.

Ro

ta

ry

h

e

x

S

wi

tc

h

S

4

s

e

le

c

ts

 t

h

e

A

D1

9

74 D

A

C

s

e

ri

a

l

d

a

ta

s

o

u

rc

e

. T

he D

A

C d

a

ta

s

o

u

rc

e

c

a

n

b

e

e

it

h

e

r

S

P

D

IF

R

e

c

e

iv

e

r C

S

8

4

1

6

o

r

c

a

n

b

e

p

ro

v

id

e

d

b

y

 t

h

e

H

e

a

d

e

r

C

o

n

n

e

c

to

r HDR1

.

It

is

im

p

o

rt

a

n

t t

o

n

o

te

th

a

t t

he D

A

C d

a

ta

s

o

u

rc

e

s

h

o

u

ld

b

e

in

s

y

n

c

w

it

h

 t

h

e

D

A

C

s

e

ri

a

l

p

o

rt

c

lo

c

k

s

o

u

rc

e

(

s

e

t

b

y

 D

IP

S

wi

tc

h

S

2,

P

o

s

it

io

ns

 [

5

:6

].

D

IP

S

wi

tc

h

S

3

ro

u

te

s

 t

h

e

A

DC

s

e

ri

a

l

d

a

ta

am

ong

A

D1

9

3

x

,

S

P

D

IF

 T

ra

n

s

m

itt

e

r C

S

8

4

0

6,

a

n

d

H

e

a

d

e

r

C

o

n

n

e

c

to

r HDR1

in

s

te

re

o

,

T

DM

,

a

n

d

a

u

x

m

o

d

e.

 

Figure 15. Settings Chart 2 

 

Summary of Contents for EVAL-AD1974AZ

Page 1: ...D1974 The AD1974 is controlled through an SPI interface A small external interface board EVAL ADUSB2EBZ also called USBi connects to a PC USB port and provides SPI access to the evaluation board throu...

Page 2: ...uation Board 3 Standalone Mode 3 SPI control 3 Automated Register Window Builder Software Installation 3 Hardware Setup USBi 3 Powering the Board 3 Setting Up the Master Clock MCLK 4 Configuring the P...

Page 3: ...art specific xml file this file is included in the software installation To install the Automated Register Window Builder software follow these steps 1 At www analog com AD1974 find the Resources Tool...

Page 4: ...P25 HDR2 JP23 CPLD OSC DISABLE 193X_MCLKI DISABLE EXT EXT CLK IN 193X_MCLKO 1938_MCLKI R160 R167 R169 R172 R174 R175 C168 C170 JP22 C158 L7 JP19 JP18 JP20 C147 U21 U18 U22 Y1 J23 J22 Figure 7 HDR1 as...

Page 5: ...R86 C76 C99 R106 R107 U14 C77 C82 C80 C83 C88 R85 R87 TP32 TP28 VREF SELECT TP26 IN1R IN1R IN1L IN1L TP34 R79R77C62 C66 C79 R97 R93 JP12 R90 C89 R76 GND FILTER CM JP4 C68 C72 JP11 R81 R101 JP13 C105 C...

Page 6: ...the S PDIF transmitter the hex switches are set to 0 and only the S2 Position 2 DIP switch is on All other switches are set to off The evaluation board is shipped in standalone master mode see Figure...

Page 7: ...DBCLK DAC DLRCLK Slave Slave Slave Slave Master Position 4 Description Off Enable Enable DAC clocks On Disable Tristate DAC clocks Position 5 Position 6 DBCLK Source DLRCLK Source SPDIF_Rx Clocks SPDI...

Page 8: ...a pins S4 Position DAC1 DSDATA1 DAC2 DSDATA2 DAC3 DSDATA3 DAC4 DSDATA4 HDR 1_DSDATA1 HDR 1_DSDATA2 HDR 1_DSDATA3 HDR 1_DSDATA4 SPDIF_Rx Data HDR 1 Data 0 Input Input Input Input N A N A N A N A Master...

Page 9: ...Evaluation Board User Guide UG 046 Rev 0 Page 9 of 32 SCHEMATICS AND ARTWORK 08424 016 Figure 16 Board Schematics Page 1 ADC Buffer Circuits...

Page 10: ...UG 046 Evaluation Board User Guide Rev 0 Page 10 of 32 08424 017 Figure 17 Board Schematics Page 2 Serial Digital Audio Interface Headers with MCLK Direction Switching...

Page 11: ...Evaluation Board User Guide UG 046 Rev 0 Page 11 of 32 08424 018 Figure 18 Board Schematics Page 3 S PDIF Receive and Transmit Interfaces...

Page 12: ...UG 046 Evaluation Board User Guide Rev 0 Page 12 of 32 08424 019 Figure 19 Board Schematics Page 4 Serial Digital Audio Routing and Control CPLD...

Page 13: ...Evaluation Board User Guide UG 046 Rev 0 Page 13 of 32 08424 020 Figure 20 Board Schematic Page 5 AD1974 with MCLK Selection Jumpers...

Page 14: ...UG 046 Evaluation Board User Guide Rev 0 Page 14 of 32 08424 021 Figure 21 Board Schematics Page 6 Daughter Card Interface Useful as Test Points...

Page 15: ...Evaluation Board User Guide UG 046 Rev 0 Page 15 of 32 08424 022 Figure 22 Board Schematics Page 7 DAC Buffer Circuits...

Page 16: ...UG 046 Evaluation Board User Guide Rev 0 Page 16 of 32 08424 023 Figure 23 Board Schematics Page 8 SPI Control Interface...

Page 17: ...Evaluation Board User Guide UG 046 Rev 0 Page 17 of 32 08424 024 Figure 24 Board Schematics Page 9 Power Supply...

Page 18: ...UG 046 Evaluation Board User Guide Rev 0 Page 18 of 32 08424 025 Figure 25 Top Assembly Layer...

Page 19: ...Evaluation Board User Guide UG 046 Rev 0 Page 19 of 32 08424 026 Figure 26 Bottom Assembly Layer...

Page 20: ...R1_DSDATA2 pin 19 istype com HDR1_DSDATA3 pin 17 istype com HDR1_DSDATA4 pin 16 istype com HDR1_DBCLK pin 21 istype com HDR1_DLRCLK pin 22 istype com HDR1_ASDATA1 pin 29 istype com buffer HDR1_ASDATA2...

Page 21: ...m CONTROL_ENB pin 81 istype com S PDIF_RESET_OUT pin 69 istype com Switch S1 S2 S3 and S4 pins ADC_CLK_OFF pin 93 istype com S2 1 ADC_CLK_SRC1 pin 94 istype com S2 2 ADC_CLK_SRC0 pin 97 istype com S2...

Page 22: ...on 1 DAC_RX_1 MODE14 MODE13 MODE12 MODE11 S4 position 2 DAC_RX_2 MODE14 MODE13 MODE12 MODE11 S4 position 3 DAC_RX_3 MODE14 MODE13 MODE12 MODE11 S4 position 4 DAC_RX_4 MODE14 MODE13 MODE12 MODE11 S4 po...

Page 23: ...1 DAC_CLK_SRC0 DAC_DAC DAC_CLK_SRC1 DAC_CLK_SRC0 ADC_S PDIF ADC_CLK_SRC1 ADC_CLK_SRC0 ADC_HDR1 ADC_CLK_SRC1 ADC_CLK_SRC0 ADC_ADC ADC_CLK_SRC1 ADC_CLK_SRC0 ADC_DAC ADC_CLK_SRC1 ADC_CLK_SRC0 EQUATIONS S...

Page 24: ...K oe DAC_S PDIF DAC_HDR1 DAC_ADC DAC_DAC DAC_CLK_OFF ABCLK oe ADC_S PDIF ADC_HDR1 ADC_ADC ADC_DAC ADC_CLK_OFF ALRCLK oe ADC_S PDIF ADC_HDR1 ADC_ADC ADC_DAC ADC_CLK_OFF HDR1_DBCLK oe DAC_S PDIF DAC_HDR...

Page 25: ...AC_RX_2 DAC_RX_4 SDATA_8416 DAC_RX_ALL DAC_RX_3 0 DAC_DATA_ZERO DSDATA4 HDR1_DSDATA1 DAC_HDR1_ALL HDR1_DSDATA4 DAC_HDR1_IND DAC_RX_1 DAC_RX_2 DAC_RX_3 SDATA_8416 DAC_RX_ALL DAC_RX_4 0 DAC_DATA_ZERO HD...

Page 26: ...C101P 32 R6 R7 R13 R14 R18 R20 R40 R43 R47 to R49 R54 R55 R63 R64 R74 R78 R80 R82 R102 R117 R158 R164 R173 R176 R177 R184 R186 R224 to R227 Chip resistor 10 k 1 125 mW thick film 0603 Panasonic EC ERJ...

Page 27: ...6 R148 R163 Chip resistor 49 9 k 1 100 mW thick film 0603 Panasonic EC ERJ 3EKF4992V 20 R103 R104 R110 to R112 R116 R119 R124 R126 to R128 R130 to R132 R142 to R147 Chip resistor 49 9 k 1 63 mW thick...

Page 28: ...4 J15 to J18 16 way unshrouded not populated 3M N A 1 J19 Connector header 0 100 dual STR 72 POS Sullins PBC10DAAN or cut PBC36DAAN 2 J20 J26 Connector header 0 100 dual STR 72 POS Sullins PBC13DAAN o...

Page 29: ...SN74LVC541ADBR 2 SW2 SW3 SPDT slide switch PC mount E Switch EG1218 2 S2 S3 8 position SPST SMD switch flush actuated CTS Corp 219 8LPST 1 S6 Tact switch 6 mm gull wing Tyco Alcoswitch FSM6JSMA 1 U5...

Page 30: ...UG 046 Evaluation Board User Guide Rev 0 Page 30 of 32 NOTES...

Page 31: ...Evaluation Board User Guide UG 046 Rev 0 Page 31 of 32 NOTES...

Page 32: ...y other party for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS...

Reviews: