Analog Devices ADZS-BF707-BLIP2, Manual

Page: 60 / 60

Index
I-2 ADZS-ADSP-BF707-BLIP2 Board Evaluation System Manual
P
package contents, 1-2
POST (power-on-self-test), 1-9
power
architecture, 1-10
power architecture, 1-10
power connector (P5), 2-11
power-on-self test (POST), 1-9
product overview, x
push buttons, 2-4
GPIO (SW1 and SW2), 2-5
reset (SW3), 2-5
WAKE IO (SW4), 2-5
push buttons, diagram of locations, 2-4
R
reference design information, 1-11
reset push button (SW3), 2-5
RF wireless connector (J2), 2-11
S
schematic, of ADZS-BF707-BLIP2 board, B-1
SD connector (J3), 2-11
SD interface, 1-9
SPI flash, 1-8
supported tools, xv
SW1 and SW2 GPIO push buttons, 2-5
SW3 reset push button, 2-5
SW4 WAKE IO push button, 2-5
SYS_FAULT LED (LED4), 2-7
system architecture, of this BLIP2 board, 2-2
T
technical support, xiv
U
UART interface, 1-8
USB connector (P4), 2-10
USB interface, 1-8
USB to UART connector (P8), 2-10
W
WAKE IO push button (SW4), 2-5