background image

a

ABOUT ADSP-CM411F/412F/413F/416F/417F/418F/419F SILICON ANOMALIES

These anomalies represent the currently known differences between revisions of the ADSP-CM411F/412F/413F/416F/417F/418F/419F
product(s) and the functionality specified in the ADSP-CM411F/412F/413F/416F/417F/418F/419F data sheet(s) and the Hardware
Reference book(s).

PRODUCT REVISIONS

A product revision letter with the form "-x" is branded on all parts. The implementation field bits <31:28> of the JTAG0_IDCODE register
for the processor and <15:0> of the STATUSREG0 register for the Analog Front End (AFE) can be used to differentiate the revisions as
shown below.

Product REVISION

JTAG0_IDCODE<31:28>

AFE_STATUSREG0<15:0>

C

0x2

0x3082

0.0

0x1

0x3080

ANOMALY LIST REVISION HISTORY

The following revision history lists the anomaly list revisions and major changes for each anomaly list revision.

Date

Anomaly List Revision

Data Sheet Revision

Additions and Changes

07/24/2017

C

PrB

Added Silicon Revision C 
Added Anomalies: 

17000067

17000080

17000082

17000083

06/27/2016

B

PrB

Added Anomalies: 

17000063

17000064

17000066

17000075

,

17000076

17000077

 

Revised Anomalies: 

17000040

17000041

17000042

17000043

,

17000046

17000049

17000059

12/17/2015

A

PrA

Initial Version

ADSP-CM411F/412F/413F/416F/417F/418F/419F

www.analog.com

Technical Support

Document Feedback

with ARM Cortex-M4/M0 and 16-Bit ADCs

Mixed-Signal Control Processor

 

 

Silicon Anomaly List

NR004483C

Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.

One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106 U.S.A.

Tel: 781.329.4700

©2017 Analog Devices, Inc. All rights reserved.

Summary of Contents for ADSP-CM411F

Page 1: ...ons and Changes 07 24 2017 C PrB Added Silicon Revision C Added Anomalies 17000067 17000080 17000082 17000083 06 27 2016 B PrB Added Anomalies 17000063 17000064 17000066 17000075 17000076 17000077 Rev...

Page 2: ...t x 14 17000055 Flash Security Features Are Not Fully Operational x 15 17000057 PLL Malfunctions at Higher Frequencies x 16 17000059 Security Keys for Devices Connected in a JTAG Chain Require Leading...

Page 3: ...s the SMC0_AOE signal is high during write operations APPLIES TO REVISION S 0 0 2 17000035 Timer0 Status Interrupt Is Not Functional DESCRIPTION SYSBLK_SISTAT15 TIMER0_STAT bit is always read as 0 The...

Page 4: ...bit of the voltage trim values for the VDD_EXT and VDD_INT power supply trip levels are not programmed at power on reset As a result of this 1 The VMU may detect a fault when the VDD_EXT and VDD_INT...

Page 5: ...erted to non bypass mode WORKAROUND If the auxiliary bypass bit is set a soft reset is required to take the AFE out of auxiliary buffer bypass mode The ADCC drivers include the adi_adcc_SetRegister fu...

Page 6: ...s are available in the EVAL CM41X EZBRD EZLITE evaluation platform Board Support Package BSP The following is an example to read from the FOCP_LATCH_0 FOCP_LATCH_1 FOCP_LATCH_2 registers include drive...

Page 7: ...er debug security bits For all other parts zeroes are appended with respect to the position of the part in the scan chain This issue occurs when security keys are provided through the TAPC security sc...

Page 8: ...T2_TX 00000X011 DMA7 SPI1_RX UART2_RX 00000X100 DMA8 HAE_IN0 UART3_TX 00000X101 DMA9 HAE_OUT UART3_RX 00000X110 DMA10 HAE_IN1 UART4_TX SPORT0A 00000X111 DMA11 SPORT0B UART4_RX 01000X000 DMA12 MDMA0_RD...

Page 9: ...t less than 16 KB for DMA writes the workaround is to place the segregated write buffers either at the top or bottom half of the 32 KB bank Ensure that the writable DMA data regions and read only DMA...

Page 10: ...sed accesses a high DMA latency value M4P_SRAM_CFG_DMAMAXLAT decreases the probability of writes getting lost when back to back writes are performed to SRAM APPLIES TO REVISION S 0 0 20 17000066 Manua...

Page 11: ...ADCC_NUMFRAMx register to a value that is less than the value read For example perform this check and adjustment in the ADCC timer event handler triggered by assertion of the ADCC_FISTAT FINTx bit Whe...

Page 12: ...ROUND None APPLIES TO REVISION S 0 0 26 17000082 Primary ADC Gain Error Correction Is Not Functional DESCRIPTION Primary ADC ADC1 and ADC2 gain error correction is not functional This feature is disab...

Reviews: