42
3IBAT User’s Manual
Enabled
Memory hole supported.
Disabled
Memory hole not supported.
Passive Release
When Enabled, CPU to PCI bus accesses are allowed during passive release.
Otherwise, the arbiter only accepts another PCI master access to local
DRAM.
The Choice: Enabled, Disabled.
Delayed Transaction
The chipset has an embedded 32-bit posted write buffer to support delay
transactions cycles. Select Enabled to support compliance with PCI speci-
fication version 2.1.
The Choice: Enabled, Disabled.
AGP Aperture Size (MB)
Select the size of the Accelerated Graphics Port (AGP) aperture. The aper-
ture is a portion of the PCI memory address range dedicated for graphics
memory address space. Host cycles that hit the aperture range are for-
warded to the AGP without any translation. See www.agpforum.org for AGP
information.
The choice: 4, 8, 16, 32, 64, 128, 256
Summary of Contents for 3IBAT
Page 8: ...8 3IBAT User s Manual 1 4 Block Diagram...
Page 61: ...61 3IBAT User s Manual...
Page 62: ...62 3IBAT User s Manual...