Titan III PCI EISA Motherboard User’s Guide
44
Chipset Setup
Chipset Setup options are displayed by choosing the Chipset icon from the
WINBIOS Setup main menu. All Chipset Setup options are described in this
section.
Memory Hole
This option specifies the location of a memory hole. The settings are Disabled
or 15 MB-16 MB. The Optimal and Fail-Safe default settings are Disabled.
DRAM Timings This option specifies the speed of the system memory DRAM installed in this
computer. The settings are 70ns or 60ns. The Optimal and Fail-Safe default
settings are 70ns.
Parity Check (72-bit SIMMs) This option sets the type of system memory integrity tests that
are used. The settings are Parity, ECC, or Disabled. The Optimal and Fail-
Safe default settings are Disabled.
ISA 8 Bit I/O Recovery Time This option specifies the length of the delay that is added to the
CPU cycle between consecutive 8-bit I/O operations on the ISA bus. The
length of the delay is related to the CPU type and frequency. The settings are
Disabled, 1 (BUSCLK), 2, 3, 4, 5, 6, or 8. The Optimal and Fail-Safe default
settings are 1.
ISA 16 Bit I/O Recovery This option specifies the length of the delay that is added to the CPU
cycle between consecutive 16-bit I/O operations on the ISA bus. The length of
the delay is related to the CPU type and frequency. The settings are Disabled,
1 (BUSCLK), 2, 3, or 4. The Optimal and Fail-Safe default settings are 1.