Alinx AC7Z100B, User Manual

Page: 7 / 32

ZYNQ FPGA Core Board AC7Z100B User Manual
7 / 32
www.alinx.com

Two SD card, SDIO, MMC compatible controllers

2 SPIs, 2 UARTs, 2 I2C interfaces

54 multi-function IOs that can be configured as normal IO or peripheral
control interfaces

High bandwidth connection within PS and PS to PL
The main parameters of the PL logic part are as follows:

Logic Cells: 444K

Look-up-tables (LUTs): 277440

Flip-flops: 554,800

18x25MACCs
：
2020

Block RAM
：
26.5Mb

16-channel high-speed GTX transceiver, supporting PCIE Gen2x8;

Two AD converters for on-chip voltage, temperature sensing and up
to 17 external differential input channels, 1MBPS
XC7Z100-2FFG900I chip speed grade is -2, industrial grade, package is
FGG900, pin pitch is 1.0mm the specific chip model definition of ZYNQ7000
series is shown in Figure 2-2
Figure 2-2: The Specific Chip Model Definition of ZYNQ7000 Series