Aim AXC-FDX-2, Hardware Manual

Page: 29 / 31

5 . NOTES
AXC-FDX-2 Hardware Manual 21
5
NOTES
5.1 Acronyms
ADC Analog to Digital Converter
API Application Programming Interface
ARM Advanced RISC Machine
ARINC AERONAUTICAL RADIO, INC
ASP Application Support Processor
AXI Advanced eXtensible Interface Bus
BIP Bus Interface Processor
BIU Bus Interface Unit
BSP Board Software Package
DAC Digital to Analog Converter
DDRRAM Double Data Rate Random Access Memory
DRAM Dynamic Random Access Memory
EEPROM Electrically Erasable and Programmable Read Only Memory
EMC Electromagnetic Compatibility
FLASH Page oriented electrical erasable and programmable memory
FW Firmware
GTP Gigabit Transceiver
GND Ground
IRIG B Inter Range Instrumentations Group Time code Format Type B
I/O Input / Output
JTAG Joint Test Action Group (IEEE 1149.1 Boundary Scan)
LCA Logic Cell Array (Field Programmable Logic)
LED Light Emitting Diode
MDI Medium Dependent Interface
MDIX Medium Dependent Interface (crossed connection)
N/A Not Applicable
NC Not Connected
PCB Printed Circuit Board
PROM Programmable Read Only Memory
PCI Peripheral component interconnect
PCIe Peripheral component interconnect Express
PL Programmable Logic
RISC Reduced Instruction Set Computer
RAM Random Access Memory
RS232 Hardware Interface Protocol
SMD Surface Mounted Device
SRAM Static Random Access Memory
SSRAM Synchronous Static Random Access Memory
SDRAM Synchronous Dynamic RAM
SW Software
TAP Test Access Port (for JTAG)
TCP Time Code Processor
UART Universal Asynchronous Receiver and Transmitter
XMC PCI Express Mezzanine Card