Acromag IOS-521 Series User Manual Download

Page: 1 / 21

IOS-521
Octal EIA/TIA-422B Communication Module

USER’S MANUAL

ACROMAG INCORPORATED Tel: (248) 295-0310
30765 South Wixom Road Fax: (248) 624-9234
P.O. BOX 437
Wixom, MI 48393-7037 U.S.A.
[email protected]

Copyright 2009-2011, Acromag, Inc., Printed in the USA.
Data and specifications are subject to change without notice. 8500-852-B11C007

retired

Summary of Contents for IOS-521 Series

Page 1: ...G INCORPORATED Tel 248 295 0310 30765 South Wixom Road Fax 248 624 9234 P O BOX 437 Wixom MI 48393 7037 U S A solutions acromag com Copyright 2009 2011 Acromag Inc Printed in the USA Data and specific...

Page 2: ...pecially important where economic property loss or human life is involved It is important that the user employ satisfactory overall system design It is agreed between the Buyer and Acromag that this i...

Page 3: ...ver Modules installed on Acromag Industrial I O Server systems This software Model IOSSW DEV WIN consists of a low level driver and Windows 32 Dynamic Link Libraries DLLS that are compatible with a nu...

Page 4: ...nd which is typically common to safety chassis ground when mounted on a carrier board and inserted in a backplane As such be careful not to attach signal ground to safety ground via any device connect...

Page 5: ...1 R W Xoff 2 High Byte BF Hex 0E 11 1F Not Driven1 Port B Registers Organized as Port A3 10 1E 21 2F Not Driven1 Port C Registers Organized as Port A3 20 2E 31 3F Not Driven1 Port D Registers Organize...

Page 6: ...lag in the LSR register will be set to a logic 1 when at least one FIFO location is available DLL DLM Divisor Latch Registers Ports A H R W The Divisor Latch Registers form the divisor used by the int...

Page 7: ...ansitions from a logic 0 to a logic 1 RTS is not output by this module Instead RTS is used to enable the transmitter of the port This interrupt should always be disabled 71 0 Disable CTS Interrupt 1 E...

Page 8: ...register control the format of the data character as follows Line Control Register LCR Bit FUNCTION PROGRAMMING 1 0 Word Length Sel 0 0 5 Data Bits 0 1 6 Data Bits 1 0 7 Data Bits 1 1 8 Data Bits 2 S...

Page 9: ...ne The crystal frequency is unchanged 1 Divide by four After the crystal frequency is divided by 16 it is further divided by 4 see Table 3 2 Notes Modem Control Register 1 MCR Bit 4 provides a local l...

Page 10: ...f the FIFO Line Status Register continued LSR Bit FUNCTION PROGRAMMING 4 Break Interrupt BI 0 No Break 1 Break the received data input has been held in the space logic 0 state for more then a full wor...

Page 11: ...1 IOS module The EXAR UART maintains compatibility with the industry standard 16C554 654 and 68C554 654 UARTs and provides new features to enhance serial communication operation The new features provi...

Page 12: ...nformation includes unique information required for the module The IOS 521 ID Space does not contain any variable e g unique calibration information ID Space bytes are addressed using only the even ad...

Page 13: ...ive FIFO s simply hold characters and the Line Status Register must be read to determine the channel status FIFO Polled Mode Resetting all Interrupt Enable Register IER bits to 0 with FIFO Control Reg...

Page 14: ...H then port A in a last serviced last out fashion Priority continues to shift in the same fashion if Port B or Port C was the last interrupt serviced This is useful in preventing continuous interrupt...

Page 15: ...s the first step to enable the receiver line status interrupt Note bit 3 of the MCR must also be set to logic 1 to enable interrupts The line status interrupt is used to signal error cases such as par...

Page 16: ...gic 1 by a negative voltage The line receivers convert these signals to the conventional TTL level associations EIA TIA 422B BINARY 0 SPACE OFF BINARY 1 MARK ON SIGNAL A to B to Positive Differential...

Page 17: ...serted An Asterisk is used to indicate an active low signal IOS 521 OPERATION Connection to each serial port is provided through connector P2 refer to Table 2 1 These pins are tied to the inputs and o...

Page 18: ...ake adequate measures UART EXAR XR16C654 RS422 RS485 PORTS Channel Configuration Eight independent non isolated EIA TIA 422B serial ports with a common signal return connection Data Rate 921 6K bits s...

Page 19: ...COMMON GND IOS 521 BLOCK DIAGRAM T T T B R R R R I O RS 422B INTERFACE RxD RS 422 485 DRIVERS RECEIVERS RxD TxD PORT I O CONTROL BUS ADDRESS BUS 5V CONTROL LOGIC SUPPLY FILTERING NOTE TERMINATION RES...

Page 20: ...TE OF THE TxD RxD DATA PAIRS ARE HIGH ON TxD RxD THIS CORRESPONDS TO A MARK 1 ON THE DATA LINE NOTES CONCERNING RESISTOR PLACEMENT AND REMOVAL FOR RT AND RB 4 THE TxD LINE SOURCED FROMA PORT CAN BE PE...

Page 21: ...PORT C RxD H TERMINATION TxD C TERMINATION RxD C TERMINATION 120 OHM 120 OHM 120 OHM PORT E TxD E TERMINATION PORT H PORT E RxD E TERMINATION TxD H TERMINATION 120 OHM 120 OHM 120 OHM PORT B RxD B TER...