SERIES IOS-440 I/O SERVER MODULE 32-CHANNEL ISOLATED DIGITAL INPUT MODULE
_________________________________________________________________________________________
- 5 -
Acromag, Inc. Tel:248-295-0310 Fax:248-624-9234 Email:[email protected] http://www.acromag.com
Table 3.1A: IOS-440 R/W Space Address (Hex) Memory Map
HIGH
Base
Addr+
MSB
D15 D08
LSB
D07 D00
LOW
Base
Addr+
STANDARD MODE (DEFAULT) REGISTER DEFINITIONS:
01
Not Driven
4
READ
1
- Port 0
Register IN00-IN07
00
03
Not Driven
4
READ
1
- Port 1
Register IN08-IN/15
02
05
Not Driven
4
READ
1
- Port 2
Register IN16-IN23
04
07
Not Driven
4
READ
1
- Port 3
Register IN24-IN31
06
09
Not Driven
4
READ/WRITE - Port 4
NOT USED
2
08
0B
Not Driven
4
READ/WRITE - Port 5
NOT USED
2
0A
0D
Not Driven
4
READ/WRITE - Port 6
NOT USED
2
0C
0F
Not Driven
4
READ/WRITE - Port 7
WRITE MASK REGISTER
AND ENHANCED MODE
SELECT REGISTER
3
0E
11
7F
NOT USED
2
10
7E
Notes (Table 3.1A):
1. Writes to these registers may have an adverse effect on
module operation. Use the Port 7 Write Mask to prevent
writing to these registers.
2. The IOS will respond to addresses that are “Not Used” with
an active IOS module acknowledge (ACK*). The board will
return “0” for all address reads that are not used or reserved.
3. Writing four unique bytes (07H, 0DH, 06H, and 12H) to port 7,
in consecutive order, will switch to Enhanced Mode. Perform
this operation after reset or power-up with interrupts disabled.
Do not read or write to any other port between writes.
4. The upper 8 bits of these registers are not driven and pull-ups
on the carrier data bus will cause these bits to read high (1‟s).
Table 3.1B: IOS-440 R/W Space Address (Hex) Memory Map
HIGH
Base
Addr+
MSB
D15 D08
LSB
D07 D00
LOW
Base
Addr+
ENHANCED MODE, REGISTER BANK [0] DEFINITIONS:
01
Not Driven
1
READ
4
- Port 0
Register IN00-IN07
00
03
Not Driven
1
READ
4
-Port 1
Register IN08-IN15
02
05
Not Driven
1
READ
4
- Port 2
Register IN16-IN23
04
07
Not Driven
1
READ
4
- Port 3
Register IN24-IN31
06
09
Not Driven
1
READ
2
- Port 4
NOT USED
08
0B
Not Driven
1
READ
2
- Port 5
NOT USED
0A
0D
Not Driven
1
READ
2
- Port 6
NOT USED
0C
0F
Not Driven
1
READ - Port 7
READ MASK REGISTER
(Also Current Bank Status)
0E
0F
Not Driven
1
WRITE - Port 7
WRITE MASK REGISTER
(Also Bank Select
Register)
0E
Table 3.1B: IOS-440 R/W Space Address (Hex) Memory Map
HIGH
Base
Addr+
MSB
D15 D08
LSB
D07 D00
LOW
Base
Addr+
ENHANCED MODE, REGISTER BANK [1] DEFINITIONS:
01
Not Driven
1
READ - Port 0
Event Sense Status Reg.
(Port 0 Input points 0-7)
00
01
Not Driven
1
WRITE - Port 0
Event Sense Clear Reg
(Port 0 Input points 0-7)
00
03
Not Driven
1
READ - Port 1
Event Sense Status Reg.
(Port 1 Input points 8-15)
02
03
Not Driven
1
WRITE - Port 1
Event Sense Clear Reg
(Port 1 Input points 8-15)
02
05
Not Driven
1
READ - Port 2
Event Sense Status Reg.
(Port 2 Input points 16-23)
04
05
Not Driven
1
WRITE - Port 2
Event Sense Clear Reg
(Port 2 Input points 16-23)
04
07
Not Driven
1
READ - Port 3
Event Sense Status Reg.
(Port 3 Input points 24-31)
06
07
Not Driven
1
WRITE - Port 3
Event Sense Clear Reg
(Port 3 Input points 24-31)
06
09
Not Driven
1
READ - Port 4
NOT USED
2
08
09
Not Driven
1
WRITE - Port 4
NOT USED
2
08
0B
Not Driven
1
READ - Port 5
NOT USED
2
0A
0B
Not Driven
1
WRITE - Port 5
NOT USED
2
0A
0D
Not Driven
1
READ - Port 6
Event Status for Ports 0-3
and Interrupt Status Reg.
0C
0D
Not Driven
1
WRITE - Port 6
Event Polarity Control
Register for Port 0-3
0C
0F
Not Driven
1
READ - Port 7
Current Bank Status Reg.
0E
0F
Not Driven
1
WRITE - Port 7
Bank Select Register
0E
ENHANCED MODE, REGISTER BANK [2] DEFINITIONS:
01
Not Driven
1
READ/WRITE - Port 0
Debounce Control Register
(for Ports 0-3)
00
03
Not Driven
1
READ/WRITE - Port 1
Debounce Duration Reg. 0
(for Ports 0-3)
02
05
Not Driven
1
NOT USED
04
07
Not Driven
1
WRITE ONLY - Port 3
Debounce Clock Select
06
09
0D
Not Driven
1
Port 4,5,6
NOT USED
2
08
0C
0F
Not Driven
1
READ/WRITE - Port 7
Bank Status/Select
Register
0E