Yamaha MCX-A10 - MusicCAST Network Audio Player, Руководство по обслуживанию

Страница: 41 / 56

A B C D E F G H
1
2
3
4
5
6
I J K L M N
7
8
9
10
41
MCX-A10/MCX-SP10
■
SCHEMATIC DIAGRAM (CORE)
* All voltages are measured with a 10M
Ω
/V DC electronic volt meter.
* Components having special characteristics are marked
Z
and
must be replaced with parts having specifications equal to those
originally installed.
* Schematic diagram is subject to change without notice.
Point q (Pin 6 of IC21)
3.3 3.3 1.8 0
5.0 5.0 5.0 0.1
0.1 0.1
3.3
3.3
3.3
3.2
0
3.3
3.3
3.3
3.3 3.3
3.3 0.1
3.3
0
0
0
0
0 0
0 1.1
0 0
0 3.3
3.3 3.3 3.3 5.0
0.1
3.3
0.1 3.3
0
3.3
3.3
0
3.3
2.3
3.3
0
3.3
0
0
3.3
3.3
3.3
3.3
3.3
3.3
0
3.3
3.3
1.6
3.3
3.3
0
3.3
1.8
0
0
3.3
3.3
3.3
0
3.3
3.3
0
0
1.8
0.8
0
0
0.7
1.8
3.0
0
0
1.8
1.7
1.7
0.8
0.6
2.2
1.9
3.3
0.7
0
0.7
0.3
2.2
2.3
0.6
0.6
0.5
0.9
2.5
3.3
0.3
0
2.2
0.6
2.0
1.8
2.0
0
0.2
~
~
2.4
1.7
3.3
0.2
0
1.1
2.3
0.4
0.3
1.0
2.3
3.3
3.3
3.3
3.3
3.3
3.3
0
1.8
1.8
0
0
3.3 3.3 3.3
0
1.5
3.3 3.3 3.3 0 0 0 0 3.3 0 0 0 0 1.8 0 0 1.4 3.9 3.3 0 3.3 3.3 3.3 0 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 0 3.3 3.3 0 2.3 3.3 3.3 1.3 0 3.3 3.3 1.7
3.3
0
3.3 3.3 3.3 3.3 3.3 3.2 3.3
3.3 3.3
0
3.3 3.3 3.2 3.3 3.2 3.2 3.3 3.3
0
3.3
0 0
2.4 1.8
0
1.0 0.6 0.6 0.6 2.9 2.9 2.8 3.3 2.7
0
2.7 0.4 3.0 2.9 2.5 0.6 0.8 1.0 2.3 3.3 2.0
0
2.9 0.1 0
1.6
0.6
3.3
3.3
3.3
3.3
0.1
0
3.3
3.3
3.2
3.3
3.3
2.9
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
0
3.3
3.3
0.1
3.3
3.3
0
0
3.3
0
3.3
3.3
3.3
3.3
3.3
3.3
3.3
0
3.3
0
0
0.3
3.3
0
0.1 0.1 3.3 0 3.3 3.3 3.3 0.1 0 0 1.6 3.3
3.3
0 0
0 0 0 0
3.3
0
3.3 3.3 3.3 3.3
0
1.7 1.7 1.7
3.3
0
0
0
3.9
3.3
3.3
3.3
0
5.0
0
0
0
0
0
5.0
0
0
0.1
0
2.9
3.3
3.3
2.0
2.3
0
1.0
0.8
0.6
2.5
0
2.9
3.0
3.3
0.4
2.7
0
2.7
2.4
0
0
0
0.1
0
2.9
3.2
3.2
3.1
3.3
0
1.1
2.5
0.8
2.5
0
2.9
3.1
3.3
0.8
2.5
0
2.8
2.8
0
0
0
3.3
2.6
0
3.2
0
3.3
0
3.3
0
3.3
3.3
1.5
3.3
0
3.3
3.3
3.3
3.3
3.3
0
3.3
3.3
0
0
2.9
2.9
0
0.6
0
3.3
0
3.2
0
3.3
1.5
3.3
3.3
0
3.3
3.3
3.3
3.3
3.3
0
3.3
3.3
0
1.7
0.8
0.6
2.2
3.3
1.9
0.7
0
0.7
0.3
2.2
2.3
0
0.6
0.6
3.3
0.5
0.9
0
2.5
0.3
3.3
3.3
2.2
0.6
0
2.0
2.0
3.3
0.2
~
0
~
2.4
1.7
0.2
0
1.1
2.3
2.3
0.4
0.3
0
1.0
2.3
3.3
3.3
3.3
3.3
0
0.1
0.1
0
0
0.1
0.1
0
0.1
0.1
3.3
3.3
0
0.1
0.1
3.3
3.3
3.3
0
0.1
0.1
3.3
3.3
0.1
0.1
0
0.1
0.1
0.3
0.1
0.1
0
0.1
0.1
0.1
0.1
0
0.1
0.1
3.3
0.1
0.1
0
0.1
0.1
3.3
3.3
0.6
3.3
0.8
0.6
0
0.9
2.5
3.3
0.3
2.2
0
0.6
3.3
3.2
3.3
3.3
3.3
3.2
2.7
2.4
0.4
2.9
0.1
2.0
2.3
3.3
3.3
2.2
3.3
2.2
0.6
0
2.0
0.2
3.3
~
~
0
2.4
3.3
3.3
3.3
3.2
3.3
3.2
2.7
2.4
0.4
2.9
3.3
2.0
2.3
3.3
2.9
2.4
2.7
2.7
0.4
3.0
2.9
2.5
0.6
1.0
3.2
3.3
0.6
0.6
0.6
0.8
1.0
2.3
3.3
3.3
2.9
2.9
3.3
0
0.3
0.3
2.5
0.7
0.9
0.7
0.5
1.9
3.3
0.6
2.2
0.6
0.6
2.3
0.8
2.2
1.7
3.3
0
3.3
0.1
0
0.3
0
2.5
0.9
3.3
0.5
0.6
0
0.6
2.3
3.3
2.2
0
3.2
2.4
3.3
2.7
3.0
2.9
2.5
0.6
0.8
1.0
0
0
1.0
0
1.0
0.3
3.3
0.4
2.3
0
1.1
0.2
3.3
1.7
0
3.2
2.4
3.3
2.7
3.0
2.9
2.5
0.6
0.8
1.0
0
3.3
0
3.3
3.3
3.3
0
0
0
1.6 1.6
1.6
1.6
1.7
1.7
1.7
1.7
0 0
4.4
5.0
5.0
3.3
0.1
3.3
3.3
0.1
0.1
0.1
0.1
0
0
0
3.3
0.1
3.3
3.3
3.3
0.1
0.1
0.1 0.1
0.1
0
0
0
3.3
3.3
3.3
3.3
3.3
0.1
0.1
0.1
0.1
4.4
0
0.1
3.3
2.5
3.2
0.1
0.1
0.1
0.1
4.4
0
3.3
3.3
1.6
0
0
1.6
1.7
0
1.7
3.3
3.3
3.3
0
0
0
5.0
0
2.5
2.5
2.5
2.5
0
0
0
5.0
0
0
0
-5.0
0
0
0
3.3
0.1
0.1
3.3
3.3
0.1
0.1
3.3
0
3.2
0.1
0.1
0
1.6
0
0
3.3
3.3
0.1
2.9
3.2
3.1
3.3
3.3
1.1
2.5
0.8
2.5
2.9
1.6
0
0
0
0
0
0
1.6
3.3
3.3
3.3
3.3
3.3
0
0
3.3
3.3
0.1
1.6
3.3
0
1.7
1.7
1.7
0
0
0 0 0
3.3 3.1 3.3 0.8 2.5 2.8 2.8 3.3 1.6 3.3
0 0
1.6 3.3 3.3
3.3
3.3 3.3 0 3.3
0
0 3.2 0
2.6 0.1 0.1 0.1 0.1 3.3 3.3 3.3
1.7
0
3.3
0
3.3 1.6
0
3.3 3.3 3.3
0
3.3
0 0
3.3
3.3
0
3.3
1.4
0
3.3
3.3
3.3
0.7
0.7
0
3.3
3.3
3.3
0
0
0
3.0
0
3.3
3.3
3.3
0
0
0
0
0
0
0
0
3.3
3.3
0
0
0
0
3.2
2.8
0
3.3
3.3
3.3
0.1
0.1
0
3.3
3.3
0.1
0.1
0
0.1
0.1
3.3
3.3
3.3
3.3
0
3.3
0
3.3 3.3 3.3 3.3 3.3 0
0.1 0.1 0.1 0.1
0
0.1 0.1 0.1 0.1
0
0.1 0.1 0.1 0.1 3.3 0.1 0.1
1.8
1.3
3.3 0 3.3 0 3.3 3.3 0.1 0.1 0 0.1 0.1 0.1 0.1 3.3 3.3
4
3
3
CH1
CH2
1
2
0
0
0
0
0
0
3.3
3.3
3.3
0.7
3.3
3.3
3.3
3.3
0.7
CPU
EEPROM
BUS BUFFER BUS BUFFER
SDRAM
FLASH ROM
CPLD
DSP
ETHERNET
RESET
BUS SWITCH
DAC
REGULATOR
VCXO
BUS TRANSCEIVER
REGULATOR
(1)
(1)
D
AMP (2)
D-AMP (6)
D-AMP (6)
WIRELESS LAN CARD
LAN
D-AMP
EUROPE
Point w (Pin 1 of IC22)
Point
e
CH 1 : Pin 1 of IC2
CH 2 : Pin 3 of IC2
Point
e
CH 1 : Pin 1 of IC2
CH 2 : Pin 3 of IC2
CH 2
CH 1
CH 2
CH 1
↑
AC CORD ON
(Connect the AC adaptor)
↑
AC CORD OFF
(Disconnect the AC adaptor)
↑
AC CORD ON
(Connect the AC adaptor)
Point
r
(Pin 128 of IC901)
IC17 : PQ070XZ5MZP
Voltage Regulator
DC
INPUT
(VIN)
DC
OUTPUT
(VO)
OUTPUT
ADJUSTMENT
(VADJ)
GND
4
5
3 1
ON/OFF
CONTROL
(VC)
2
SPECIFIC IC
IC14, 15 : FST3383MTC
10-Bit Low Power Bus-Exchange Switch
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
BE
C0
A0
B0
D0
C1
A1
B1
D1
C2
A2
GND
VCC
D4
B4
A4
C4
D3
B3
A3
C3
D2
B2
BX
A0
B0
C0
D0
A4
B4
C4
D4
BX
BE
BX BE
High-Z State
C0–C4
D0–D4
High-Z State
D0–D4
C0–C4
A0–A4 A0–A4 FUNCTION
X
L
H
H
L
L
Disconnect
Connect
Exchange
IC25 : 74VHCT245AMTCX
Octal Buffer/Line Driver with 3-State
Outputs
1 DIR
2 A1
3 A2
4 A3
5 A4
6 A5
7 A6
8 A7
9 A8
10 GND
20 V CC
18 B1
17 B2
16 B3
15 B4
14 B5
13 B6
12 B7
11 B8
19 ENG
IC26 : AK4382AVT
D/A Converter
DE-EMPHASIS
CONTROL
8X
INTERPOLATOR
∆ ∑
MODULATOR
SCF
SCF
CLOCK
DIVIDER
8X
INTERPOLATOR
∆ ∑
MODULATOR
AUDIO
DATA
INTERFACE
µ
P
INTERFACE
12
15
16
13
14
6
7
8
4
2
3
5
1
11
10
9
CSN
VDD
VSS
DZFL
DZFR
AOUTL+
AOUTL–
AOUTR+
AOUTR–
CCLK
CDTI
PDN
MCLK
LRCK
BICK
SDTI
IC1 : PQ018EZ01ZP
Voltage Regulator
DC INPUT
(VIN)
DC
OUTPUT
(VO)
ON/OFF
CONTROL
(VC)
GND
2
5
3 1
I C
IC2 : PST572CMT-R
System Reset
OUT
GND
VCC
2
3
1
IC27 :
µ
PC4570G2
Dual OP-Amp
– +
OUT1
–IN1
–VCC
+VCC
OUT2
1
2
3
4 5
+IN1 –IN2
+IN2
– +
6
7
8
IC4, 5, 9, 10 : SN74LVCHR16245AGR
16-Bit Bus Transciver 3-State Output
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24 25
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
1DIR
1B1
1B2
GND
1B3
1B4
VCC
1B5
1B6
GND
1B7
1B8
2B1
2B2
GND
2B3
2B4
VCC
2B5
2B6
GND
2B7
2B8
2DIR
1OE
1A1
1A2
GND
1A3
1A4
VCC
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
VCC
2A5
2A6
GND
2A7
2A8
2OE
INPUTS
OPERATION
B data to A bus
A data to B bus
isolation
OE
L
L
H
DIR
L
H
X
24
36
13
25 2OE
2DIR
2A1
2B1
To Seven Other Channels
1
47
2
48 1OE
1DIR
1A1
1B1
To Seven Other Channels
IC7, 8 : W986416DH-7
1M x 16-Bit x 4 Banks SDRAM
IC19 : SN74LS06NSR
Hex O.C. Inverters
1A
1Y
2Y
V
DD
6A
1
2
3
4 11
2A 6Y
5A
12
13
14
3A
3Y
5Y
4A
5
6
7 V
SS
4Y 8
9
10
IC20 : 74LCX14MTCX
Hex Schmitt Triger Inverters
V
DD
14
I6 13
O6 12
I5 11
O5 10
I4 9
O4 8
I1 1
O1 2
I2 3
O2 4
I3 5
O3 6
V
SS
7
IC21, 22 : SN74AHC2GU04HDCTR
Triple Inverters
1A
3Y
GND
VCC
1Y
1
2
3
4 5
2A 3A
2Y
6
7
8
START STOP
LOGIC
DEVICE ADDRESS
COMPARATOR
DATA WORD
ADDR/COUNTER
Y DEC
H. V. PUMP/TIMING
DATA RECOVERY
EEPROM
SERIAL MUX
X DEC
SERIAL
CONTROL
LOGIC
D OUT/ACK
LOGIC
LOAD
D IN
D OUT
LOAD
R/W
INC
EN
COMP
7
6
5
8
4
3
2
1
WP
SCL
SDA
A1
A2
A0
VCC
GND
IC12 : AT24C02N-10SI
EEPROM
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
VCC
DQ0
VCCQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VCCQ
DQ5
DQ6
VSSQ
DQ7
VCC
LDQM
WE
CAS
RAS
CS
BS0
BS1
A10/AP
A0
A1
A2
A3
VCC
VSS
DQ15
VSSQ
DQ14
DQ13
VCCQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VCCQ
DQ8
VSS
NC
UDQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
VSS
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
COLUMN DECODER
CELL ARRY
BANK #0
SENSE AMPLIFIER
ROW DECODER
COLUMN DECODER
CELL ARRY
BANK #1
SENSE AMPLIFIER
ROW DECODER
COLUMN DECODER
CELL ARRY
BANK #3
SENSE AMPLIFIER
ROW DECODER
COLUMN DECODER
CELL ARRY
BANK #2
SENSE AMPLIFIER
ROW DECODER
CLOCK
BUFFER
COMMAND
DECODER
CONTROL
SIGNAL
GENERATOR
MODE
REGISTER
ADDRESS
BUFFER
COLUMN
COUNTER
REFRESH
COUNTER
DATA CONTROL
CIRCUIT
DQ
BUFFER
CLK
CKE
CS
RAS
CAS
WE
A10
A0
A9
A11
BS0
BS1
DMn
DQ0
DQ15
UDQM
LDQM
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
A15
A14
A13
A12
A11
A10
A9
A8
A19
NC
/WE
/RESET
NC
NC
RY/BY
A18
A17
A7
A6
A5
A4
A3
A2
A1
A16
/BYTE
VSS
DQ15
DQ17
DQ14
DQ6
DQ13
DQ5
DQ12
DQ4
VCC
DQ11
DQ3
DQ10
DQ2
DQ9
DQ1
DQ8
DQ0
/OE
VSS
/CE
A0
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
RY/BY RY/BY
BUFFER
ERASE CIRCUIT
WRITE/ERASE
PULSE TIMER LOW VCC DETECT
VCC
VSS
WE
BYTE
CE
OE
A-1
A0~A18
RESET CONTROL
CIRCUIT
(COMMAND REGISTER)
CHIP ENABLE
OUTPUT ENABLE
CIRCUIT
WRITE CIRCUIT
I/O BUFFER
DQ0~DQ15
DATA LATCH
Y DECODER
X DECODER
ADDRESS LA
TCH
STB
STB
Y GATE
16,777,216
CELL
MATRIX
IC11 : MBM29LV160BE70T
16M-Bit Flash ROM
JTAG
CONTROLLER
IN-SYSTEM PROGRAMMING CONTROLLER
FUNCTION
BLOCK 1
FUNCTION
BLOCK 2
FUNCTION
BLOCK 3
FUNCTION
BLOCK 4
Macrocells
1 to 18
Macrocells
1 to 18
Macrocells
1 to 18
Macrocells
1 to 18
I/O
BLOCKS
FAST CONNECT II SWITCH MATRIX
JTAG PORT
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O/GCK
I/O/GSR
I/O/GTS
3
1
2
3
1
54
18
54
18
54
18
54
18
IC6 : XC9572XL-10TQ100C
CPLD